STM32L081CB datasheet(17/110 Pages) STMICROELECTRONICS

17 / 110 page

DocID027513 Rev 4

17/110

STM32L081xx

Functional overview

3.2

Interconnect matrix

Several peripherals are directly interconnected. This allows autonomous communication

between peripherals, thus saving CPU resources and power consumption. In addition,

these hardware connections allow fast and predictable latency.

Depending on peripherals, these interconnections can operate in Run, Sleep, Low-power

run, Low-power sleep and Stop modes.

Consumption

VDD=1.8 to 3.6 V

(Typ)

Down to

140 µA/MHz

(from Flash

memory)

Down to

37 µA/MHz

(from Flash

memory)

Down to

8 µA

Down to

4.5 µA

0.4 µA (No

RTC) VDD=1.8 V

0.28 µA (No

RTC) VDD=1.8 V

0.8 µA (with

RTC) VDD=1.8 V

0.65 µA (with

RTC) VDD=1.8 V

0.4 µA (No

RTC) VDD=3.0 V

0.29 µA (No

RTC) VDD=3.0 V

1 µA (with RTC)

VDD=3.0 V

0.85 µA (with

RTC) VDD=3.0 V

1. Legend:



“Y” = Yes (enable).



“O” = Optional can be enabled/disabled by software)



“-” = Not available

2. The consumption values given in this table are preliminary data given for indication. They are subject to slight changes.

3. Some peripherals with wakeup from Stop capability can request HSI to be enabled. In this case, HSI is woken up by the

peripheral, and only feeds the peripheral which requested it. HSI is automatically put off when the peripheral does not need

it anymore.

4. UART and LPUART reception is functional in Stop mode. It generates a wakeup interrupt on Start. To generate a wakeup

on address match or received frame event, the LPUART can run on LSE clock while the UART has to wake up or keep

running the HSI clock.

5. I2C address detection is functional in Stop mode. It generates a wakeup interrupt in case of address match. It will wake up

the HSI during reception.

Table 4. Functionalities depending on the working mode

(from Run/active down to standby) (continued)(1)(2)

IPs

Run/Active

Sleep

Low-

power

run

Low-

power

sleep

Stop

Standby

Wakeup

capability

Wakeup

capability

Table 5. STM32L0xx peripherals interconnect matrix

Interconnect

source

Interconnect

destination

Interconnect action

Run Sleep

Low-

power

run

Low-

power

sleep

Stop

COMPx

TIM2,TIM21,

TIM22

Timer input channel,

trigger from analog

signals comparison

LPTIM

Timer input channel,

trigger from analog

signals comparison

TIMx

Timer triggered by other

timer

STM32L081CB датащи(PDF) 17 Page - STMicroelectronics

STM32L081CB датащи(HTML) 17 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL