поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87365 датащи(PDF) 191 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87365
подробное описание детали  128-Pin LPC SuperI/O with System Hardware Monitoring
PDF  215 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87365 датащи(HTML) 191 Page - National Semiconductor (TI)

Back Button PC87365 Datasheet HTML 187Page - National Semiconductor (TI) PC87365 Datasheet HTML 188Page - National Semiconductor (TI) PC87365 Datasheet HTML 189Page - National Semiconductor (TI) PC87365 Datasheet HTML 190Page - National Semiconductor (TI) PC87365 Datasheet HTML 191Page - National Semiconductor (TI) PC87365 Datasheet HTML 192Page - National Semiconductor (TI) PC87365 Datasheet HTML 193Page - National Semiconductor (TI) PC87365 Datasheet HTML 194Page - National Semiconductor (TI) PC87365 Datasheet HTML 195Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 191 / 215 page
background image
11.0 Legacy Functional Blocks (Continued)
191
www.national.com
11.4.3
SP1 and SP2 Register Maps for UART Functionality
Table 59. Bank 0 Register Map
Offset
Mnemonic
Register Name
Type
00h
RXD
Receiver Data Port
RO
00h
TXD
Transmitter Data Port
W
01h
IER
Interrupt Enable
R/W
02h
EIR
Event Identification (Read Cycles)
RO
FCR
FIFO Control (Write Cycles)
W
03h
LCR1
1.
When bit 7 of this Register is set to 1, bits 6-0 of BSR select the bank, as
shown in Table 60.
Line Control
R/W
BSR1
Bank Select
04h
MCR
Modem/Mode Control
R/W
05h
LSR
Link Status
RO
06h
MSR
Modem Status
RO
07h
SPR/ASCR Scratchpad/Auxiliary Status and Control
R/W
Table 60. Bank Selection Encoding
BSR Bits
Bank
Selected
Functionality
76543210
0
x
xxxxxx
0
UART + IR
(SP1 + SP2)
1
0
xxxxxx
1
1
1
xxxx
1
x
1
1
1
xxxxx
1
1
11100000
2
11100100
3
11101000
4
IR Only
(SP2)
11101100
5
11110000
6
11110100
7
Table 61. Bank 1 Register Map
Offset
Mnemonic
Register Name
Type
00h
LBGD(L)
Legacy Baud Generator Divisor Port (Low Byte)
R/W
01h
LBGD(H)
Legacy Baud Generator Divisor Port (High Byte)
R/W
02h
Reserved
03h
LCR/BSR
Line Control/Bank Select
R/W
04h - 07h
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com