LP8501 datasheet(36/51 Pages) TI1

36 / 51 page

LP8501

SNVS548D – SEPTEMBER 2008 – REVISED AUGUST 2013

www.ti.com

LP8501 Control Register Details

00 ENABLE/ ENGINE CONTROL1

•

00 - Bit [6] CHIP_EN

–

1 = internal startup sequence powers up all the needed internal blocks and the device enters normal mode

–

0 = standby mode is entered. Control registers can be written or read (writing into PWM and Channel1–3

PC registers and to register 00h ENGINE1–3_EXEC bits is not possible).

•

00 — Bits [5:4] ENGINE1_EXEC

–

Engine 1 program execution control. Execution register bits define how the program is executed. Program

start address can be programmed to Program Counter (PC) register 37h.

–

00 = Hold: Hold causes the execution engine to finish the current instruction and then stop. Program

counter (PC) can be read or written only in this mode.

–

01 = Step: Execute the instruction at the location pointed by the PC, increment the PC by one and then

reset ENG1_EXEC bits to 00 (i.e. enter hold).

–

10 = Free Run: Start program execution from the instruction pointed by the PC.

–

11 = Execute Once: Execute the instruction pointed by the current PC value and reset ENG1_EXEC to 00

(i.e. enter hold). The difference between step and executeonce is that executeonce does not increment

the PC.

•

00 — Bits [3:2] ENGINE2_EXEC

–

Engine 2 program execution control. Equivalent to above definition of control bits. Program start address

can be programmed to Program Counter (PC) register 38h.

•

00 — Bits [1:0] ENGINE3_EXEC

–

Engine 3 program execution control. Equivalent to engine 1 control bits. Program start address can be

programmed to Program Counter (PC) register 39h.

01 ENGINE CONTROL2

•

Operation modes are defined in this register.

–

Disabled: Engines can be configured to disabled mode separately.

–

Load Program: Writing to program memory is allowed only when the engine is in load program operation

mode and engine busy bit (3Ah) is not set. Serial bus master should check the busy bit before writing to

program memory. All the three engines are in hold while one or more engines are in load program mode.

PWM values are frozen, also. Program execution continues when all the engines are out of load program

mode. Load program mode resets the program counter of the respective engine. Loadprogram mode can

be entered from the disabledmode only. Entering loadprogram mode from the runprogram mode is not

allowed.

–

Run Program: Run program mode executes the instructions stored in the program memory. Execution

Program start address can be programmed to Program Counter (PC) register. The Program Counter is

reset to zero when the PC’s upper limit value is reached.

–

Halt: Instruction execution aborts immediately and engine operation halts.

•

01 — Bit [5:4] ENGINE1_MODE

–

00 = disabled

–

01 = load program to SRAM, reset engine 1 PC

–

10 = run program as defined by ENGINE1_EXEC bits

–

11 = halt, halts program execution. Current command execution stopped

•

01 — Bits [3:2] ENGINE2_MODE

–

00 = disabled

–

01 = load program to SRAM, reset engine 2 PC

–

10 = run program as defined by ENGINE2_EXEC bits

–

11 = halt, halts program execution. Current command execution stopped

•

01 — Bits [1:0] ENGINE3_MODE

–

00 = disabled

–

01 = load program to SRAM, reset engine 3 PC

Submit Documentation Feedback

Product Folder Links: LP8501

LP8501 датащи(PDF) 36 Page - Texas Instruments

LP8501 датащи(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

датащи скачать

ссылки URL