LP8501 datasheet(24/51 Pages) TI1

24 / 51 page

LP8501

SNVS548D – SEPTEMBER 2008 – REVISED AUGUST 2013

www.ti.com

MUX_INC

A mux_inc instruction sets the next row active in the mapping table each time it is called. For example, if the 2nd

row is active after a mux_inc instruction is called, the 3rd row will be active. If the mapping table end is reached,

activation will roll to the mapping table start address next time when the mux_inc instruction is called. The engine

will not push a new PWM value to the LED driver output before a SET_PWM or RAMP instruction is executed. If

the mapping has been released from an LED, the value in the PWM register will still control the LED brightness.

If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

MUX_DEC

A mux_dec instruction sets the previous row active in the mapping table each time it is called. For example, if the

3rd row is active, after mux_dec instruction is called, the 2nd row will be active. If the mapping table start address

is reached, activation will roll to the mapping table end address the next time the mux_dec instruction is called.

The engine will not push a new PWM value to the LED driver output before a SET_PWM or RAMP instruction is

executed. If the mapping has been released from an LED, the value in the PWM register will still control the LED

brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

MUX_SET

Mux_set sets the index pointer to point the mapping table row defined by bits [6:0] and sets the row active. The

engine will not push a new PWM value to the LED driver output before a SET_PWM or RAMP instruction is

executed. If the mapping has been released from an LED, the value in the PWM register will still control the LED

brightness. If the mapping is released from the GPO pin, serial bus control takes over the GPO state.

Name

Value (d)

Description

SRAM address

0 to 95

Any SRAM address containing mapping data

GO-TO-START

A go-to-start command resets the Program Counter register (address 37h 38h or 39h) and continues executing

the program from the I2C register program start address defined in 4Ch-4Eh. Command takes sixteen 32 kHz

clock cycles. Note that default value for all program memory registers is 00h, which is “Go-to-Start” command.

BRANCH

Branch instruction is mainly indented for repeating a portion of the program code several times. Step number

parameter defines how many steps loop start point is relative to the engine Start Address. The loop count

parameter defines how many times the instructions inside the loop are repeated. The LP8501 supports nested

looping, i.e., loop inside loop. The number of nested loops is not limited. Instruction takes sixteen 32 kHz clock

cycles.

Name

Value (d)

Description

loop count

0 to 63

The number of loops to be done. 0 means an infinite loop.

step number

0- to 95

How many steps loop start point is from engine Start Address.

INT

Sends interrupt to processor by pulling the INT pin down and setting the corresponding status bit high. Interrupt

can be cleared by reading interrupt bits in STATUS/INTERRUPT register at address 3Ah. With this instruction

program execution continues.

Submit Documentation Feedback

Product Folder Links: LP8501

LP8501 датащи(PDF) 24 Page - Texas Instruments

LP8501 датащи(HTML) 24 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

датащи скачать

ссылки URL