поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS320VC5401 датащи(PDF) 28 Page - Texas Instruments

Click here to check the latest version.
номер детали TMS320VC5401
подробное описание детали  Fixed-Point Digital Signal Processor
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TMS320VC5401 датащи(HTML) 28 Page - Texas Instruments

Back Button TMS320VC5401 Datasheet HTML 24Page - Texas Instruments TMS320VC5401 Datasheet HTML 25Page - Texas Instruments TMS320VC5401 Datasheet HTML 26Page - Texas Instruments TMS320VC5401 Datasheet HTML 27Page - Texas Instruments TMS320VC5401 Datasheet HTML 28Page - Texas Instruments TMS320VC5401 Datasheet HTML 29Page - Texas Instruments TMS320VC5401 Datasheet HTML 30Page - Texas Instruments TMS320VC5401 Datasheet HTML 31Page - Texas Instruments TMS320VC5401 Datasheet HTML 32Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 81 page
background image
Functional Overview
28
December 2000 − Revised February 2004
SPRS153C
Table 3−5. Bank-Switching Control Register (BSCR) Fields
BIT
RESET
FUNCTION
NO.
NAME
RESET
VALUE
FUNCTION
15−12
BNKCMP
1111
Bank compare. Determines the external memory-bank size. BNKCMP is used to mask the four MSBs of an
address. For example, if BNKCMP = 1111b, the four MSBs (bits 12−15) are compared, resulting in a bank
size of 4K words. Bank sizes of 4K words to 64K words are allowed.
11
PS - DS
1
Program read − data read access. Inserts an extra cycle between consecutive accesses of program read
and data read or data read and program read.
PS-DS = 0
No extra cycles are inserted by this feature.
PS-DS = 1
One extra cycle is inserted between consecutive data and program reads.
10−3
Reserved
0
These bits are reserved and are unaffected by writes.
2
HBH
0
HPI Bus holder. Controls the HPI bus holder feature. HBH is cleared to 0 at reset
.
HBH = 0
The bus holder is disabled.
HBH = 1
The bus holder is enabled. When not driven, the HPI data bus (HD[7:0]) is held in the
previous logic level.
1
BH
0
Bus holder. Controls the data bus holder feature. BH is cleared to 0 at reset.
BH = 0
The bus holder is disabled.
BH = 1
The bus holder is enabled. When not driven, the data bus (D[15:0]) is held in the
previous logic level.
External bus interface off. The EXIO bit controls the external bus-off function.
EXIO = 0
The external bus interface functions as usual
0
EXIO
0
EXIO = 0
The external bus interface functions as usual.
EXIO = 1
The address bus, data bus, and control signals become inactive after completing the
t b
l N t th t th DROM MP/MC
d OVLY bit i th PMST
d th HM
current bus cycle. Note that the DROM, MP/MC, and OVLY bits in the PMST and the HM
bit of ST1 cannot be modified when the interface is disabled.
3.4
Parallel I/O Ports
The 5401 has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the PORTW
instruction. The IS signal indicates a read/write operation through an I/O port. The 5401 can interface easily
with external devices through the I/O ports while requiring minimal off-chip address-decoding circuits.
3.4.1 Enhanced 8-Bit Host-Port Interface (HPI8)
The 5401 host-port interface, also referred to as the HPI8, is an enhanced version of the standard 8-bit HPI
found on earlier 54x DSPs (542, 545, 548, and 549). The HPI8 is an 8-bit parallel port for interprocessor
communication. The features of the HPI8 include:
Standard features:
•
Sequential transfers (with autoincrement) or random-access transfers
•
Host interrupt and 54x interrupt capability
•
Multiple data strobes and control pins for interface flexibility
Enhanced features of the 5401 HPI8:
•
Access to entire on-chip RAM through DMA bus
•
Capability to continue transferring during emulation stop
The HPI8 functions as a slave and enables the host processor to access the on-chip memory of the 5401.
A major enhancement to the 5401 HPI over previous versions is that it allows host access to the entire on-chip
memory range of the DSP. The HPI8 memory map (see Figure 3−8) is identical to that of the DMA controller
shown in Figure 3−10. The host and the DSP both have access to the on-chip RAM at all times and host
accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the same
location, the host has priority, and the DSP waits for one HPI8 cycle. Note that since host accesses are always
synchronized to the 5401 clock, an active input clock (CLKIN) is required for HPI8 accesses during IDLE
states, and host accesses are not allowed while the 5401 reset pin is asserted.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com