| поискавой системы для электроныых деталей |
|
VT82C596 датащи(PDF) 43 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
VT82C596 датащи(HTML) 43 Page - List of Unclassifed Manufacturers |
|
43 / 96 page ![]() VT82C596B Revision 0.3 June 17, 1999 -37- PCI Function 0 Registers - PCI-to-ISA Bridge 7HFKQRORJLHV ,QF :H &RQQHFW :H &RQQHFW Offset 43 - ROM Decode Control ....................................RW Setting these bits enables the indicated address range to be included in the ROMCS# decode: 7 FFFE0000h-FFFEFFFFh .......................... default=0 6 FFF80000h-FFFDFFFFh ......................... default=0 5 FFF00000h-FFF7FFFFh (new)................. default=0 4 000E0000h-000EFFFFh (new) .................. default=0 5 000E8000h-000EFFFFh (old).................... default=0 4 000E0000h-000E7FFFh (old) .................... default=0 3 000D8000h-000DFFFFh ........................... default=0 2 000D0000h-000D7FFFh ............................ default=0 1 000C8000h-000CFFFFh ........................... default=0 0 000C0000h-000C7FFFh............................. default=0 Offset 44 - Keyboard Controller Control........................RW 7 KBC Timeout Test (do not program) ....... default = 0 6-4 Reserved (do not program)........................ default = 0 3 Mouse Lock Enable 0 Disabled .................................................default 1Enabled 2-1 Reserved (do not program)........................ default = 0 0 Reserved (no function) .............................. default = 0 Offset 45 - Type F DMA Control .....................................RW 7 ISA Master / DMA to PCI Line Buffer.... default=0 6 DMA type F Timing on Channel 7 ........... default=0 5 DMA type F Timing on Channel 6 ........... default=0 4 DMA type F Timing on Channel 5 ........... default=0 3 DMA type F Timing on Channel 3 ........... default=0 2 DMA type F Timing on Channel 2 ........... default=0 1 DMA type F Timing on Channel 1 ........... default=0 0 DMA type F Timing on Channel 0 ........... default=0 Offset 46 - Miscellaneous Control 1 ................................ RW 7 PCI Master Write Wait States 0 0 Wait States.......................................... default 1 1 Wait State 6Gate INTRQ 0 Disable................................................... default 1Enable 5 Flush Line Buffer for Int or DMA IOR Cycle 0 Disable................................................... default 1Enable 4 Config Command Reg Rx04 Access (Test Only) 0 Normal: Bits 0-1=RO, Bit 3=RW ......... default 1 Test Mode: Bits 0-1=RW, Bit-3=RO 3 Reserved (do not program) ........................ default = 0 2 Reserved (no function) .............................. default = 0 1 PCI Burst Read Interruptability 0 Allow burst reads to be interrupted........ default 1 Don’t allow PCI burst reads to be interrupted 0 Post Memory Write Enable 0 Disable................................................... default 1Enable The Post Memory Write function is automatically enabled when Delay Transaction (see Rx47 bit-6 below) is enabled, independent of the state of this bit. Offset 47 - Miscellaneous Control 2 ................................ RW 7 CPU Reset Source 0 Use CPURST as CPU Reset .................. default 1 Use INIT as CPU Reset 6 PCI Delay Transaction Enable 0 Disable................................................... default 1Enable The "Post Memory Write" function is automatically enabled when this bit is enabled, independent of the state of Rx46 bit-0 above. 5 EISA 4D0/4D1 Port Enable 0 Disable (ignore ports 4D0-1) ................. default 1 Enable (ports 4D0-1 per EISA specification) 4 Interrupt Controller Shadow Register Enable 0 Disable................................................... default 1Enable 3 Reserved (always program to 0).............. default = 0 Note: Always mask this bit. This bit may read back as either 0 or 1 but must always be programmed with 0. 2 Write Delay Transaction Time-Out Timer Enable 0 Disable................................................... default 1Enable 1 Read Delay Transaction Time-Out Timer Enable 0 Disable................................................... default 1Enable 0 Software PCI Reset ...... write 1 to generate PCI reset |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |