TMS320VC5509 datasheet(17/122 Pages) TI

17 / 122 page

Introduction

April 2001 − Revised September 2004

SPRS163G

2.3

Signal Descriptions

Table 2−3 lists each signal, function, and operating mode(s) grouped by function. See Section 2.2 for pin

locations based on package type.

Table 2−3. Signal Descriptions

TERMINAL

NAME

MULTIPLEXED

SIGNAL NAME

I/O/Z†

FUNCTION

BK‡

RESET

CONDITION

PARALLEL BUS

A[13:0]

I/O/Z

A subset of the parallel address bus A13−A0 of the C55x

 DSP core

bonded to external pins. These pins serve in one of three functions: HPI

address bus (HPI.HA[13:0]), EMIF address bus (EMIF.A[13:0]), or

general-purpose I/O (GPIO.A[13:0]). The initial state of these pins

depends on the GPIO0 pin. See Section 3.5.1 for more information.

The address bus has a bus holder feature that eliminates passive

component requirement and the power dissipation associated with them.

The bus holders keep the address bus at the previous logic level when the

bus goes into a high-impedance state.

GPIO0 = 1:

HPI.HA[13:0]

HPI address bus. HPI.HA[13:0] is selected when the Parallel Port Mode bit

field of the External Bus Selection Register is 10. This setting enables the

HPI in non-multiplexed mode.

HPI.HA[13:0] provides DSP internal memory access to host. In

non-multiplexed mode, these signals are driven by an external host as

address lines.

GPIO0 = 1:

Output,

EMIF.A[13:0]

GPIO0 = 0:

EMIF.A[13:0]

O/Z

EMIF address bus. EMIF.A[13:0] is selected when the Parallel Port Mode

bit field of the External Bus Selection Register is 01. This setting enables

the full EMIF mode and the EMIF drives the parallel port address bus. The

internal A[14] address is exclusive-ORed with internal A[0] address and

the result is routed to the A[0] pin.

Input,

HPI.HA[13:0]

GPIO.A[13:0]

I/O/Z

General-purpose I/O address bus. GPIO.A[13:0] is selected when the

Parallel Port Mode bit field of the External Bus Selection Register is 11.

This setting enables the HPI in multiplexed mode with the Parallel Port

GPIO register controlling the parallel port address bus. GPIO is also

selected when the Parallel Port Mode bit field is 00, enabling the Data

EMIF mode.

′[0]

(BGA only)

EMIF.A

′[0]

O/Z

EMIF address bus A

′[0]. This pin is not multiplexed with EMIF.A[14] and is

used as the least significant external address pin on the BGA package.

Output

† I = Input, O = Output, S = Supply, Hi-Z = High-impedance

‡ BK = bus keeper (the bus keeper maintains the previous voltage level during reset or while the output pin is not driven), PU = pullup,

PD = pulldown, H = hysteresis input buffer

TMS320VC5509 датащи(PDF) 17 Page - Texas Instruments

TMS320VC5509 датащи(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL