поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AN983 датащи(PDF) 31 Page - List of Unclassifed Manufacturers

номер детали AN983
подробное описание детали  PCI/miniPCI-to-Ethernet LAN Controller
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ETC [List of Unclassifed Manufacturers]
домашняя страница  
Logo ETC - List of Unclassifed Manufacturers

AN983 датащи(HTML) 31 Page - List of Unclassifed Manufacturers

Back Button AN983 Datasheet HTML 27Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 28Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 29Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 30Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 31Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 32Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 33Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 34Page - List of Unclassifed Manufacturers AN983 Datasheet HTML 35Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 91 page
background image
AN983B
PCI/miPCI Fast Ethernet Controller with integrated PHY
000: parity error, 001: master abort, 010: target abort
011, 1xx: reserved
22~ 20
TS
Transmit State. Report the current transmission state only,
no interrupt will be generated.
000: stop
001: read descriptor
010: transmitting
011: FIFO fill, read the data from memory and put into FIFO
100: reserved
101: reserved
110: suspended, unavailable transmit descriptor or FIFO
overflow
111: write descriptor
000
RO
19~17
RS
Receive State. Report current receive state only, no
interrupt will be generated.
000: stop
001: read descriptor
010: check this packet and pre-fetch next descriptor
011: wait for receiving data
100: suspended
101: write descriptor
110: flush the current FIFO
111: FIFO drain, move data from receiving FIFO into memory
000
RO
16
NISS
Normal Interrupt Status Summary. It’s set if any of below
bits of CSR5 asserted. (Combines with bit 16 of ACSR5)
bit0, transmit completed interrupt
bit2, transmit descriptor unavailable
bit6, receive descriptor interrupt
0
RO/LH*
15
AISS
Abnormal Interrupt Status Summary. It’s set if any of below
bits of CSR5 asserted. (Combines with bit 15 of ACSR5)
bit1, transmit process stopped
bit3, transmit jabber timer time-out
bit5, transmit under-flow
bit7, receive descriptor unavailable
bit8, receive processor stopped
bit9, receive watchdog time-out
bit11, general purpose timer time-out
bit13, fatal bus error
0
RO/LH*
14
----
Reserved
13
FBE
Fatal Bus Error.
1: while any of parity error, master abort, or target abort is
occurred (see bits 25~23 of CSR5). AN983B will disable all
bus access. The way to recover parity error is by setting
software reset.
0
RO/LH*
ADMtek Inc.
www.admtek.com.tw
Rev. 1.8
31



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com