поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DP83902A датащи(PDF) 52 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83902A
подробное описание детали  ST-NICTM Serial Network Interface Controller for Twisted Pair
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83902A датащи(HTML) 52 Page - National Semiconductor (TI)

Back Button DP83902A Datasheet HTML 48Page - National Semiconductor (TI) DP83902A Datasheet HTML 49Page - National Semiconductor (TI) DP83902A Datasheet HTML 50Page - National Semiconductor (TI) DP83902A Datasheet HTML 51Page - National Semiconductor (TI) DP83902A Datasheet HTML 52Page - National Semiconductor (TI) DP83902A Datasheet HTML 53Page - National Semiconductor (TI) DP83902A Datasheet HTML 54Page - National Semiconductor (TI) DP83902A Datasheet HTML 55Page - National Semiconductor (TI) DP83902A Datasheet HTML 56Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 70 page
background image
150 Switching Characteristics AC Specs DP83902A Note All Timing is Preliminary
Register Read (Latched Using ADS0)
TLF11157 – 33
Symbol
Parameter
Min
Max
Units
rss
Register Select Setup to ADS0 Low
10
ns
rsh
Register Select Hold from ADS0 Low
13
ns
aswi
Address Strobe Width In
15
ns
ackdv
Acknowledge Low to Data Valid
55
ns
rdz
Read Strobe to Data TRI-STATE (Note 3)
15
70
ns
rackl
Read Strobe to ACK Low (Notes 1 2)
n bcyc a 30
ns
rackh
Read Strobe to ACK High
30
ns
rsrsl
Register Select to Slave Read Low
10
ns
Latched RS0 – 3
Note 1
ACK is not generated until CS and SRD are low and the ST-NIC has synchronized to the register access The ST-NIC will insert an integral number of Bus
Clock cycles until it is synchronized In Dual Bus systems additional cycles will be used for a local or remote DMA to complete Wait states must be issued to the
CPU until ACK is asserted low
Note 2
CS may be asserted before or after SRD IfCS is asserted after SRD rackl is referenced from falling edge of CS CS can be de-asserted concurrently with
SRD or after SRD is de-asserted
Note 3
These limits include the RC delay inherent in our test method These signals typically turn off within 15 ns enabling other devices to drive these lines with
no contention
52



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com