поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

DP83902A датащи(PDF) 4 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали DP83902A
подробное описание детали  ST-NICTM Serial Network Interface Controller for Twisted Pair
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

DP83902A датащи(HTML) 4 Page - National Semiconductor (TI)

  DP83902A Datasheet HTML 1Page - National Semiconductor (TI) DP83902A Datasheet HTML 2Page - National Semiconductor (TI) DP83902A Datasheet HTML 3Page - National Semiconductor (TI) DP83902A Datasheet HTML 4Page - National Semiconductor (TI) DP83902A Datasheet HTML 5Page - National Semiconductor (TI) DP83902A Datasheet HTML 6Page - National Semiconductor (TI) DP83902A Datasheet HTML 7Page - National Semiconductor (TI) DP83902A Datasheet HTML 8Page - National Semiconductor (TI) DP83902A Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 70 page
background image
Connection Diagrams (Continued)
TLF11157 – 65
Order Number DP83902AVJG
See NS Package Number VJG100A
20 Pin Description
PQFP
PLCC
AVJG
Pin
IO
Description
Pin No
Pin No
Pin No
Name
BUS INTERFACE PINS
95
5
92
INT
O
INTERRUPT
Indicates that the DP83902A requires CPU attention after
reception transmission or completion of DMA transfers The interrupt is cleared
by writing to the ISR (Interrupt Status Register) All interrupts are maskable
96
6
93
WACK
I
WRITE ACKNOWLEDGE
Issued from system to DP83902A to indicate that
data has been written to the external latch The DP83902A will begin a write
cycle to place the data in local memory
98
7
95
PRD
O
PORT READ
Enables data from external latch on to local bus during a
memory write cycle to local memory (remote write operation) This allows
asynchronous transfer of data from the system memory to local memory
99 100
8 – 11
96
RA3 – RA0
I
REGISTER ADDRESS
These four pins are used to select a register to be read
1 2
98 – 100
or written The state of these inputs is ignored when the DP83902A is not in
slave mode (CS high)
4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com