поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

XIO2001IPNP датащи(PDF) 55 Page - Texas Instruments

Click here to check the latest version.
номер детали XIO2001IPNP
подробное описание детали  PCI Express to PCI Bus Translation Bridge
PDF  141 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

XIO2001IPNP датащи(HTML) 55 Page - Texas Instruments

Back Button XIO2001IPNP Datasheet HTML 51Page - Texas Instruments XIO2001IPNP Datasheet HTML 52Page - Texas Instruments XIO2001IPNP Datasheet HTML 53Page - Texas Instruments XIO2001IPNP Datasheet HTML 54Page - Texas Instruments XIO2001IPNP Datasheet HTML 55Page - Texas Instruments XIO2001IPNP Datasheet HTML 56Page - Texas Instruments XIO2001IPNP Datasheet HTML 57Page - Texas Instruments XIO2001IPNP Datasheet HTML 58Page - Texas Instruments XIO2001IPNP Datasheet HTML 59Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 141 page
background image
55
XIO2001
www.ti.com
SCPS212I – MAY 2009 – REVISED JANUARY 2016
Product Folder Links: XIO2001
Submit Documentation Feedback
Copyright © 2009–2016, Texas Instruments Incorporated
Table 26. I/O Limit Upper 16-Bit Register Description
BIT
FIELD NAME
ACCESS
DESCRIPTION
15:0
IOLIMIT
RW
I/O limit upper 16 bits. Defines the upper 16 bits of the top address of the I/O address range that
determines when to forward I/O transactions downstream. These bits correspond to address bits
[31:20] in the I/O address. The lower 20 bits are assumed to be FFFFFh.
8.4.27 Capabilities Pointer Register
This read-only register provides a pointer into the PCI configuration header where the PCI power management
block resides. Since the PCI power management registers begin at 40h, this register is hardwired to 40h.
PCI register offset:
34h
Register type:
Read-only
Default value:
40h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
1
0
0
0
0
0
0
8.4.28 Interrupt Line Register
This read/write register is programmed by the system and indicates to the software which interrupt line the bridge
has assigned to it. The default value of this register is FFh, indicating that an interrupt line has not yet been
assigned to the function. Since the bridge does not generate interrupts internally, this register is a scratch pad
register.
PCI register offset:
3Ch
Register type:
Read/Write
Default value:
FFh
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
1
1
1
1
1
1
1
1
8.4.29 Interrupt Pin Register
The interrupt pin register is read-only 00h indicating that the bridge does not generate internal interrupts. While
the bridge does not generate internal interrupts, it does forward interrupts from the secondary interface to the
primary interface.
PCI register offset:
3Dh
Register type:
Read-only
Default value:
00h
BIT NUMBER
7
6
5
4
3
2
1
0
RESET STATE
0
0
0
0
0
0
0
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com