| поискавой системы для электроныых деталей |
|
XIO2001IPNP датащи(PDF) 47 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
XIO2001IPNP датащи(HTML) 47 Page - Texas Instruments |
|
47 / 141 page ![]() 47 XIO2001 www.ti.com SCPS212I – MAY 2009 – REVISED JANUARY 2016 Product Folder Links: XIO2001 Submit Documentation Feedback Copyright © 2009–2016, Texas Instruments Incorporated 8.4.6 Class Code and Revision ID Register This read-only register categorizes the base class, subclass, and programming interface of the bridge. The base class is 06h, identifying the device as a bridge. The subclass is 04h, identifying the function as a PCI-to-PCI bridge, and the programming interface is 00h. Furthermore, the TI device revision is indicated in the lower byte (03h). See Table 14 for a complete description of the register contents. PCI register offset: 08h Register type: Read-only Default value: 0604 0000 BIT NUMBER 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 RESET STATE 0 0 0 0 0 1 1 0 0 0 0 0 0 1 0 0 BIT NUMBER 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Table 14. Class Code and Revision ID Register Description BIT FIELD NAME ACCESS DESCRIPTION 31:24 BASECLASS R Base class. This field returns 06h when read, which classifies the function as a bridge device. 23:16 SUBCLASS R Subclass. This field returns 04h when read, which classifies the function as a PCI-to-PCI bridge. 15:8 PGMIF R Programming interface. This field returns 00h when read. 7:0 CHIPREV R Silicon revision. This field returns the silicon revision of the function. 8.4.7 Cache Line Size Register This register is used to determine when a downstream write is memory write (MW) or memory write invalidate (MWI). A posted write TLP will normally be sent as a MW on the PCI bus. It will be sent as a MWI when the following conditions are met: • Cacheline size register has a value that is a power of two (1, 2, 4, 8, 16, 32, 64, or 128) • The write starts on a cacheline boundary • The write is one or more cachelines in length • First and last bytes have all lanes enabled • Memory write invalidates are enabled PCI register offset: 0Ch Register type: Read/Write Default value: 00h BIT NUMBER 7 6 5 4 3 2 1 0 RESET STATE 0 0 0 0 0 0 0 0 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |