поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MEC1322 датащи(PDF) 123 Page - Microchip Technology

номер детали MEC1322
подробное описание детали  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 датащи(HTML) 123 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 119Page - Microchip Technology MEC1322 Datasheet HTML 120Page - Microchip Technology MEC1322 Datasheet HTML 121Page - Microchip Technology MEC1322 Datasheet HTML 122Page - Microchip Technology MEC1322 Datasheet HTML 123Page - Microchip Technology MEC1322 Datasheet HTML 124Page - Microchip Technology MEC1322 Datasheet HTML 125Page - Microchip Technology MEC1322 Datasheet HTML 126Page - Microchip Technology MEC1322 Datasheet HTML 127Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 123
MEC1322
9.9.10
INTERRUPT SOURCE MSB REGISTER
9.9.11
INTERRUPT MASK LSB REGISTER
9.9.12
INTERRUPT MASK MSB REGISTER
0EC_WR
EC Mailbox Write. This bit is set when the EC-to-HOST Mailbox
Register has been written by the EC at offset 01h of the EC-Only
registers.
Note: there is no corresponding mask bit in the Interrupt Mask LSB
Register
R0h
VCC1_R
ESET
Offset
09h
Bits
Description
Type
Default
Reset
Event
7:0 EC_SWI_MSB
EC Software Interrupt Most Significant Bits. These bits are software
interrupt bits that may be set by the EC to notify the host of an event.
The meaning of these bits is dependent on the firmware implemen-
tation.
Each bit in this field is cleared when written with a ‘1b’. The ability to
clear the bit can be disabled by the EC. if the corresponding bit in the
Host Clear Enable Register is set to ‘0b’. This may be used by firm-
ware for events that cannot be cleared while the event is still active.
R/WC
0h
VCC1_R
ESET
Offset
0Ah
Bits
Description
Type
Default
Reset
Event
7:1 EC_SWI_EN_LSB
EC Software Interrupt Enable Least Significant Bits. Each bit that is
set to ‘1b’ in this field enables the generation of a Host Event inter-
rupt by the corresponding bit in the EC_SWI field in the Interrupt
Source LSB Register.
R/W
0h
VCC1_R
ESET
0 MCHP Reserved
R/W
0h
VCC1_R
ESET
Offset
0Bh
Bits
Description
Type
Default
Reset
Event
7:0 EC_SWI_EN_MSB
EC Software Interrupt Enable Most Significant Bits. Each bit that is
set to ‘1b’ in this field enables the generation of a Host Event inter-
rupt by the corresponding bit in the EC_SWI field in the Interrupt
Source MSB Register.
R/W
0h
VCC1_R
ESET
Offset
08h
Bits
Description
Type
Default
Reset
Event



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com