поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MEC1322 датащи(PDF) 127 Page - Microchip Technology

номер детали MEC1322
подробное описание детали  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 датащи(HTML) 127 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 123Page - Microchip Technology MEC1322 Datasheet HTML 124Page - Microchip Technology MEC1322 Datasheet HTML 125Page - Microchip Technology MEC1322 Datasheet HTML 126Page - Microchip Technology MEC1322 Datasheet HTML 127Page - Microchip Technology MEC1322 Datasheet HTML 128Page - Microchip Technology MEC1322 Datasheet HTML 129Page - Microchip Technology MEC1322 Datasheet HTML 130Page - Microchip Technology MEC1322 Datasheet HTML 131Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 127 / 456 page
background image
 2014 - 2015 Microchip Technology Inc.
DS00001719D-page 127
MEC1322
9.10.8
MEMORY WRITE LIMIT 1 REGISTER
9.10.9
INTERRUPT SET REGISTER
9.10.10
HOST CLEAR ENABLE REGISTER
Offset
12h
Bits
Description
Type
Default
Reset
Event
15 Reserved
R
-
-
14:2 MEMORY_WRITE_LIMIT_1
Whenever a write of any byte in EC DATA Register is attempted and
bit 15 of EC_Address is 1, the field EC_Address[14:2] in the EC_Ad-
dress Register is compared to this field. As long as EC_Ad-
dress[14:2] is less than Memory_Write_Limit_1[14:2] the addressed
bytes in the EC DATA Register will be written into the internal 24-bit
address space. If EC_Address[14:2] is greater than or equal to the
Memory_Write_Limit_1[14:2] no writes will take place.
R/W
0h
VCC1_R
ESET
1:0 Reserved
R
-
-
Offset
14h
Bits
Description
Type
Default
Reset
Event
15:1 EC_SWI_SET
EC Software Interrupt Set. This register provides the EC with a
means of updating the Interrupt Source Registers. Writing a bit in
this field with a ‘1b’ sets the corresponding bit in the Interrupt Source
Register to ‘1b’. Writing a bit in this field with a ‘0b’ has no effect.
Reading this field returns the current contents of the Interrupt Source
Register.
R/WS
0h
VCC1_R
ESET
0 Reserved
R
-
-
Offset
16h
Bits
Description
Type
Default
Reset
Event
15:1 HOST_CLEAR_ENABLE
When a bit in this field is ‘0b’, the corresponding bit in the Interrupt
Source Register cannot be cleared by writes to the Interrupt Source
Register. When a bit in this field is ‘1b’, the corresponding bit in the
Interrupt Source Register can be cleared when that register bit is
written with a ‘1b’.
These bits allow the EC to control whether the status bits in the Inter-
rupt Source Register are based on an edge or level event.
R/W
0h
VCC1_R
ESET
0 Reserved
R
-
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com