| поискавой системы для электроныых деталей |
|
MEC1322 датащи(PDF) 109 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 датащи(HTML) 109 Page - Microchip Technology |
|
109 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 109 MEC1322 7.7.1 NVIC INTERRUPT INTERFACE The NVIC interrupt unit can be wired to up to 240 interrupt inputs from the chip level. The interrupts that are actually connected from the chip level are defined in Table 15-3, “Interrupt Event Aggregator Routing Summary,” on page 195. All NVIC interrupt inputs can be programmed as either pulse or level triggered. They can also be individually masked, and individually assigned to their own hardware-managed priority level. 7.7.2 NVIC RELATIONSHIP TO EXCEPTION VECTOR TABLE ENTRIES The Vector Table consists of 4-byte entries, one per vector. Entry 0 is not a vector, but provides an initial Reset value for the Main Stack Pointer. Vectors start with the Reset vector, at Entry #1. Entries up through #15 are dedicated for internal exceptions, and do not involve the NVIC. NVIC entries in the Vector Table start with Entry #16, so that NVIC Interrupt #0 is at Entry #16, and all NVIC interrupt numbers are incremented by 16 before accessing the Vector Table. The number of connections to the NVIC determines the necessary minimum size of the Vector Table, as shown below. It can extend as far as 256 entries (255 vectors, plus the non-vector entry #0). A Vector entry is used to load the Program Counter (PC) and the EPSR.T bit. Since the Program Counter only expresses code addresses in units of two-byte Halfwords, bit[0] of the vector location is used to load the EPSR.T bit instead, select- ing THUMB mode for exception handling. Bit[0] must be ‘1’ in all vectors, otherwise a UsageFault exception will be posted (INVSTATE, unimplemented instruction set). If the Reset vector is at fault, the exception posted will be HardFault instead. TABLE 7-4: EXCEPTION AND INTERRUPT VECTOR TABLE LAYOUT Table Entry Exception Number Exception Special Entry for Reset Stack Pointer 0 (none) Holds Reset Value for the Main Stack Pointer. Not a Vector. Core Internal Exception Vectors start here 1 1 Reset Vector (PC + EPSR.T bit) 2 2 NMI (Non-Maskable Interrupt) Vector 33 HardFault Vector 4 4 MemManage Vector 55 BusFault Vector 6 6 UsageFault Vector 7 (none) (Reserved by ARM Ltd.) 8 (none) (Reserved by ARM Ltd.) 9 (none) (Reserved by ARM Ltd.) 10 (none) (Reserved by ARM Ltd.) 11 11 SVCall Vector 12 12 Debug Monitor Vector 13 (none) (Reserved by ARM Ltd.) 14 14 PendSV Vector 15 15 SysTick Vector NVIC Interrupt Vectors start here 16 16 NVIC Interrupt #0 Vector . . . . . . . . . n + 16 n + 16 NVIC Interrupt #n Vector . . . . . . . . . |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |