поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MEC1322 датащи(PDF) 204 Page - Microchip Technology

номер детали MEC1322
подробное описание детали  Keyboard and Embedded Controller for Notebook PC
PDF  456 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MEC1322 датащи(HTML) 204 Page - Microchip Technology

Back Button MEC1322 Datasheet HTML 200Page - Microchip Technology MEC1322 Datasheet HTML 201Page - Microchip Technology MEC1322 Datasheet HTML 202Page - Microchip Technology MEC1322 Datasheet HTML 203Page - Microchip Technology MEC1322 Datasheet HTML 204Page - Microchip Technology MEC1322 Datasheet HTML 205Page - Microchip Technology MEC1322 Datasheet HTML 206Page - Microchip Technology MEC1322 Datasheet HTML 207Page - Microchip Technology MEC1322 Datasheet HTML 208Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 456 page
background image
MEC1322
DS00001719D-page 204
 2014 - 2015 Microchip Technology Inc.
All of the GIRQx Source, Enable, and Result registers have the same format. The following tables define the generic
format for each of these registers. The bit definitions are defined in the sections that follow.
The R/WC bits are sticky status bits indicating the state of interrupt source before the interrupt enable bit.
GIRQ Enable Set [31:0]
Each GIRQx bit can be individually enabled to assert an interrupt event.
0= Writing a zero has no effect.
1= Writing a one will enable respective GIRQx.
Reading always returns the current value of the GIRQx ENABLE bit. The state of the GIRQx ENABLE bit is determined
by the corresponding GIRQx Enable Set bit and the GIRQx Enable Clear bit. (0=disabled, 1-enabled)
12Ch
GIRQ23 Source Register
130h
GIRQ23 Enable Set Register
134h
GIRQ23 Result Register
138h
GIRQ23 Enable Clear Register
200h
Block Enable Set Register
204h
Block Enable Clear Register
208h
Block IRQ Vector Register
Note:
The behavior of the enable bit controlled by the GIRQx Enable Set and GIRQx Enable Clear Registers, the
GIRQx Source bit, and the GIRQx Result bit are illustrated in Section 15.8.1, "WAKE Generation," on
page 194.
TABLE 15-7:
GIRQX SOURCE REGISTER
Offset
-
32-bit
Size
Power
VCC1
0000_0000h
VCC1_RESET
Default
Bit
D31
D30
D29
• • •
D2
D1
D0
Type
R
R/WC except for reserved bits, which are R
Bit Name
Reserved
See Tables in the following subsections
TABLE 15-8:
GIRQX ENABLE SET REGISTER
Offset
-
32-bit
Size
POWER
VCC1
0000_0000h
VCC1_RESET
Default
BIT
D31
D30
D29
• • •
D2
D1
D0
TYPE
R
R/WS except for reserved bits, which are R
BIT NAME
Reserved
See Tables in the following subsections
TABLE 15-6:
EC-ONLY REGISTER SUMMARY (CONTINUED)
Offset
Register Name



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com