поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MIC74 датащи(PDF) 10 Page - Micrel Semiconductor

номер детали MIC74
подробное описание детали  2-Wire Serial I/O Expander and Fan Controller Advance Information
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICREL [Micrel Semiconductor]
домашняя страница  http://www.micrel.com
Logo MICREL - Micrel Semiconductor

MIC74 датащи(HTML) 10 Page - Micrel Semiconductor

Back Button MIC74 Datasheet HTML 6Page - Micrel Semiconductor MIC74 Datasheet HTML 7Page - Micrel Semiconductor MIC74 Datasheet HTML 8Page - Micrel Semiconductor MIC74 Datasheet HTML 9Page - Micrel Semiconductor MIC74 Datasheet HTML 10Page - Micrel Semiconductor MIC74 Datasheet HTML 11Page - Micrel Semiconductor MIC74 Datasheet HTML 12Page - Micrel Semiconductor MIC74 Datasheet HTML 13Page - Micrel Semiconductor MIC74 Datasheet HTML 14Page - Micrel Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
MIC74
Micrel
MIC74
10
August 1, 2000
Applications Information
Bit Transfer
The data received on the DATA pin must be stable during the
high period of the clock.
DATA
CLK
Data Change Allowed
Data Stable,
Data Valid
Figure 3. Acceptable Bit Transfer Conditions
Data can change state only when the CLK line is low. Refer
to Figure 3.
Start and Stop Conditions
Two unique bus situations define “start” and “stop” condi-
tions. A high-to-low transition of the DATA line while CLK is
high indicates a start condition. A low-to-high transition of the
DATA line while CLK is high defines a stop condition. See
Figure 4.
DATA
CLK
Start
StoP
Figure 4. Start and Stop Definitions
Start (S) and stop (P) conditions are always generated by the
bus master (host). After a start condition, the bus is consid-
ered to be busy. The bus becomes free again after a certain
time following a stop condition or after both CLK and DATA
lines remain high for more than 50
µs.
Serial Byte Format
Every byte consists of 8 bits. Each byte transferred on the bus
must be followed by an acknowledge bit. Bytes are trans-
ferred with the MSB (most significant bit) first. See
Figure 5.
Acknowledge and Not Acknowlege
The acknowledge related clock pulse is generated by the
master. The transmitter releases the DATA line (high) during
the acknowledge clock cycle.
In order to acknowledge (ACK) a byte, the receiver must pull
the DATA line low during the high period of the clock pulse
according the bus timing specifications. A slave device that
wishes to not acknowledge a byte must let the DATA line
remain high during the acknowledge clock pulse. See Fig-
ure 6.
123456789
ACK
MSB
LSB
NAK (high)
ACK (low)
DATA
(Host)
CLK
DATA
(Slave MIC74)
Figure 6. Acknowledge and Not Acknowledge
123456789
123456789
ACK
ACK
MSB
LSB
DATA
CLK
Byte Complete
Start
StoP
Figure 5. Serial Byte Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com