поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM0214 датащи(PDF) 214 Page - STMicroelectronics

номер детали PM0214
подробное описание детали  This programming manual provides information
PDF  245 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM0214 датащи(HTML) 214 Page - STMicroelectronics

Back Button PM0214 Datasheet HTML 210Page - STMicroelectronics PM0214 Datasheet HTML 211Page - STMicroelectronics PM0214 Datasheet HTML 212Page - STMicroelectronics PM0214 Datasheet HTML 213Page - STMicroelectronics PM0214 Datasheet HTML 214Page - STMicroelectronics PM0214 Datasheet HTML 215Page - STMicroelectronics PM0214 Datasheet HTML 216Page - STMicroelectronics PM0214 Datasheet HTML 217Page - STMicroelectronics PM0214 Datasheet HTML 218Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 245 page
background image
Core peripherals
PM0214
214/245
DocID022708 Rev 4
Determining preemption of an exception uses only the group priority field, see Section 2.3.6:
Interrupt priority grouping on page 40.
4.4.6
System control register (SCR)
Address offset: 0x10
Reset value: 0x0000 0000
Required privilege: Privileged
The SCR controls features of entry to and exit from low power state.
31
3029
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
76
54
3
21
0
Reserved
SEVON
PEND
Res.
SLEEP
DEEP
SLEEP
ON
EXIT
Res.
rw
rw
rw
Bits 31:5
Reserved, must be kept cleared
Bit 4
SEVEONPEND Send Event on Pending bit
When an event or interrupt enters pending state, the event signal wakes up the processor from
WFE. If the processor is not waiting for an event, the event is registered and affects the next
WFE.
The processor also wakes up on execution of an SEV instruction or an external event
0: Only enabled interrupts or events can wakeup the processor, disabled interrupts are
excluded
1: Enabled events and all interrupts, including disabled interrupts, can wakeup the
processor.
Bit 3
Reserved, must be kept cleared
Bit 2
SLEEPDEEP
Controls whether the processor uses sleep or deep sleep as its low power mode:
0: Sleep
1: Deep sleep.
Bit 1
SLEEPONEXIT
Configures sleep-on-exit when returning from Handler mode to Thread mode. Setting this bit to
1 enables an interrupt-driven application to avoid returning to an empty main application.
0: Do not sleep when returning to Thread mode.
1: Enter sleep, or deep sleep, on return from an interrupt service routine.
Bit 0
Reserved, must be kept cleared



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com