PM0214 datasheet(210/245 Pages) STMICROELECTRONICS

210 / 245 page

Core peripherals

PM0214

210/245

DocID022708 Rev 4

4.4.3

Interrupt control and state register (ICSR)

Address offset: 0x04

Reset value: 0x0000 0000

Required privilege: Privileged

The ICSR:

•

Provides:

–

A set-pending bit for the Non-Maskable Interrupt (NMI) exception

–

Set-pending and clear-pending bits for the PendSV and SysTick exceptions

•

Indicates:

–

The exception number of the exception being processed

–

Whether there are preempted active exceptions

–

The exception number of the highest priority pending exception

–

Whether any interrupts are pending.

Caution:

When you write to the ICSR, the effect is unpredictable if you:

•

Write 1 to the PENDSVSET bit and write 1 to the PENDSVCLR bit

•

Write 1 to the PENDSTSET bit and write 1 to the PENDSTCLR bit.

3029

Reserved

VECTPENDING[6:4]

VECTPENDING[3:0]

Reserved

VECTACTIVE[8:0]

rrrr

Bit 31

NMIPENDSET: NMI set-pending bit.

Write:

0: No effect

1: Change NMI exception state to pending.

Read:

0: NMI exception is not pending

1: NMI exception is pending

Because NMI is the highest-priority exception, normally the processor enter the NMI

exception handler as soon as it registers a write of 1 to this bit, and entering the handler clears

this bit to 0. A read of this bit by the NMI exception handler returns 1 only if the NMI signal is

reasserted while the processor is executing that handler.

Bits 30:29

Reserved

PM0214 датащи(PDF) 210 Page - STMicroelectronics

PM0214 датащи(HTML) 210 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL