поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AN4253 датащи(PDF) 30 Page - STMicroelectronics

номер детали AN4253
подробное описание детали  SPC564Lx device startup flow
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

AN4253 датащи(HTML) 30 Page - STMicroelectronics

Back Button AN4253 Datasheet HTML 26Page - STMicroelectronics AN4253 Datasheet HTML 27Page - STMicroelectronics AN4253 Datasheet HTML 28Page - STMicroelectronics AN4253 Datasheet HTML 29Page - STMicroelectronics AN4253 Datasheet HTML 30Page - STMicroelectronics AN4253 Datasheet HTML 31Page - STMicroelectronics AN4253 Datasheet HTML 32Page - STMicroelectronics AN4253 Datasheet HTML 33Page - STMicroelectronics AN4253 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 44 page
background image
RAM initialization
AN4253
30/44
DocID024255 Rev 2
8
RAM initialization
Figure 14. Flow of the "RAM initialization" phase
An Important part of the startup code is linked to RAM initialization. Especially in case of
destructive resets when the content of the RAM cells, data plus ECC syndrome bits, are
undefined. In such case the entire RAM memory or at least all used sections must be
initialized to update ECC syndrome bits. Not doing this can lead to multiple bit ECC faults
during any read operation or byte, half word write operation.
Default reset state
8.1
Init whole RAM
There are mainly two ways how to initialize the RAM. Both need supportive information from
linker file.
Using multiple word store instructions e_stmw, that store set of GPRs registers in
consecutive order
Using standard 32 bit store instructions e_stwu
This part of startup code can be used for initializing the RAM memory to specific value, i.e.
zero.
8.1.1
Code sequence
1.
Determine number of cycles to execute in multiples of words. It depends on type of
instructions.
2.
Place iteration count to core counter register
3.
Prepare start address and adjust it if e_stwu instruction will be used
4.
Prepare value to write. In case of e_stmw instruction, the value must be written to all
involved GPRs
5.
Issue store instruction
6.
Decrement counter and jump for next store cycle if not zero
Destructive reset
RAM undefined. It is needed to initialize it completely.
Functional reset
RAM preserves its content. It can be used as non-volatile storage.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com