| поискавой системы для электроныых деталей |
|
HDM8513 датащи(PDF) 29 Page - Hynix Semiconductor |
|
|
|||||||||||||||||||||||||||||
HDM8513 датащи(HTML) 29 Page - Hynix Semiconductor |
|
29 / 67 page ![]() 29 3.7 Clock Generation PLL An integrated VCO is locked to MxN times a reference frequency provided by a external clock. int_clk ext_clk 1/M 1/2 1 0 1/N enable PLL Analog Core FRef FFb Reference Divider Feedback Divider FIGURE 20: CLOCK SIGNAL GENERATION This programmable PLL consists of a PLL analog core, a reference divider with a divider ratio M, a feedback divider with a divider ratio N, and a divider which askes the duty cycle 1/2. Reference divider and feedback divider are used to synthesize various frequencies from a reference frequency, Since PLL synchronizes the frequency and phase of two signals, FRef and FFb, Internal clock is calculated as follows The following two PLL modes are provided to control PLL. (1) PLL Enable mode : The internal clock is connected to the generated clock of the PLL. (2) PLL Disable mode : The PLL is bypassed and the external clock is directly connected to the internal clock. More information can be found on the part of the write register. fext_clk M = fint_clk N fint_clk = M N fext_clk fext_clk. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |