поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HDM8513 датащи(PDF) 24 Page - Hynix Semiconductor

номер детали HDM8513
подробное описание детали  DVB/DSS Compliant Receiver
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  HYNIX [Hynix Semiconductor]
домашняя страница  http://www.skhynix.com/kor/main.do
Logo HYNIX - Hynix Semiconductor

HDM8513 датащи(HTML) 24 Page - Hynix Semiconductor

Back Button HDM8513 Datasheet HTML 20Page - Hynix Semiconductor HDM8513 Datasheet HTML 21Page - Hynix Semiconductor HDM8513 Datasheet HTML 22Page - Hynix Semiconductor HDM8513 Datasheet HTML 23Page - Hynix Semiconductor HDM8513 Datasheet HTML 24Page - Hynix Semiconductor HDM8513 Datasheet HTML 25Page - Hynix Semiconductor HDM8513 Datasheet HTML 26Page - Hynix Semiconductor HDM8513 Datasheet HTML 27Page - Hynix Semiconductor HDM8513 Datasheet HTML 28Page - Hynix Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 67 page
background image
24
3.4 Viterbi Decoder
The Viterbi decoder accepts 3 bit soft decision samples of the in-phase (I) and quadrature (Q)
components of the received signal. Once QPSK lock has been achieved, the decoder searches for
the correct code rate, starting with rate 3/4, then proceeding to rate 2/3, 5/6, 7/8 and finally rate
1/2. Each of the possible synchronization phases at each rate is tested as well as the two
possible carrier phase ambiguity conditions. Polarity reversal is corrected in the word
synchronization logic. Viterbi lock is achieved when the trellis traceback algorithm converges, on
the average, within a prescribed number of symbols.
Although the algorithm automatically tests for carrier phase ambiguity, there is no provision to
automatically correct for phase reversal. Phase reversal can occur if the receiver chain, consisting
of an LNB and the tuner, provides an odd number of high side frequency translation operations. A
system may be required to operate with different LNBs, some of which provide phase reversal.
This condition may be corrected by the host processor, which can set a bit in the down converter
to correct for phase reversal.
The Viterbi decoder employs the radix two algorithm. The output buffer reserializes the data which
is made available, along with the Viterbi data clock as external signals. These signals permit
verification of the DVB specification which is referenced to the Viterbi decoder output.
ACS Array
Trace-back
RAM
Traceback Memory
Controller
Decoder
Quality
Estimate
Last-In
First-Out
Buffer
Data
Out
Viterbi
Lock
Clock
Out
Depuncturing
Logic
Branch Metric
Calculator
Change Puncture Phase
Change Carrier Phase
I
Q
G1
G2
3
3
128
FIGURE 18: VITERBI DECODER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com