ADR6

bit7

ADR5

bit6

ADR4

bit5

ADR3

bit4

ADR2

bit3

ADR1

bit2

ADR0

bit1

R/W

bit0

MSB

LSB

1

0

1

0

1

0

0

I2 C SLAVE address (chip address)

LP55281

SNVS458B – JUNE 2007 – REVISED JUNE 2007

www.ti.com

"ACKNOWLEDGE AFTER EVERY BYTE" Rule

The Master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge

signal after every byte received.

There is one exception to the "acknowledge after every byte" rule. When the master is the receiver, it must

indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked

out of the slave. This "negative acknowledge" still includes the acknowledge clock pulse (generated by the

master), but the SDA line is not pulled down.

Addressing Transfer Formats

Each device on the bus has a unique slave address. The LP55281 operates as a slave device with 7-bit address.

for write.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device

should send an acknowledge signal on the SDA line, once it recognizes its address.

The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends

on the bit sent after the slave address (the eighth bit).

When the slave address is sent, each device in the system compares this slave address with its own. If there is a

match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the

R/W bit (1 for read, 0 for write), the device acts as a transmitter or a receiver.

Control Register Write Cycle

•

Master device generates start condition

•

Master device sends slave address (7 bits) and the data direction bit (r/w=0).

•

Slave device sends acknowledge signal if the slave address is correct.

•

Master sends control register address (8 bits).

•

Slave sends acknowledge signal.

•

Master sends data byte to be written to the addressed register.

•

Slave sends acknowledge signal.

•

If master will send further data bytes, the control register address will be incremented by one after

acknowledge signal

•

Write cycle ends when the master creates stop condition.

Control Register Read Cycle

•

Master device generates a start condition.

•

Master device sends slave address (7 bits) and the data direction bit (r/w=0).

•

Slave device sends acknowledge signal if the slave address is correct.

•

Master sends control register address (8 bits).

•

Slave sends acknowledge signal.

•

Master device generates repeated start condition.

•

Master sends the slave address (7 bits) and the data direction bit (r/w=1).

•

Slave sends acknowledge signal if the slave address is correct.

•

Slave sends data byte from addressed register.

24

Submit Documentation Feedback

Copyright © 2007, Texas Instruments Incorporated

Product Folder Links: LP55281