поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS4812 датащи(PDF) 20 Page - Cirrus Logic

номер детали CS4812
подробное описание детали  Fixed Function Multi-Effects Audio Processor
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS4812 датащи(HTML) 20 Page - Cirrus Logic

Back Button CS4812 Datasheet HTML 16Page - Cirrus Logic CS4812 Datasheet HTML 17Page - Cirrus Logic CS4812 Datasheet HTML 18Page - Cirrus Logic CS4812 Datasheet HTML 19Page - Cirrus Logic CS4812 Datasheet HTML 20Page - Cirrus Logic CS4812 Datasheet HTML 21Page - Cirrus Logic CS4812 Datasheet HTML 22Page - Cirrus Logic CS4812 Datasheet HTML 23Page - Cirrus Logic CS4812 Datasheet HTML 24Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 36 page
background image
CS4812
20
DS291PP3
a buffer may be required to minimize the capacitive
loading on CLKOUT.
CCLK and CS may be inputs or outputs with respect
to the CS4812. If the serial control port of the
CS4812 is defined as the master, then CCLK and CS
are outputs and CCLK requires a 2.2 k
Ω pull-up re-
sistor. If the CS4812 is defined as the slave, then
CCLK and CS are inputs and no pull-up resistor is re-
quired on CCLK.
3.5.1.1
SPI Master Mode
The SPI master mode is designed for read-only op-
eration during AutoBooting from a serial EE-
PROM. A typical AutoBoot sequence with a Xicor
X25650 serial EEPROM, or equivalent, is shown in
Figure 14. On exit from reset, the CS4812 asserts CS.
The 8-bit read instruction (00000011) is sent to the
EEPROM followed by a pre-defined 16-bit start ad-
dress.The CS4812 then automatically clocks out se-
quential bytes from the EEPROM until the last byte
has been received. After the last byte is received, the
CS4812 deasserts CS and begins program execution.
At this point, the serial control port becomes inactive
until the next reset.
3.5.1.2
SPI Slave Mode
In SPI slave mode, a write sequence from an exter-
nal host controller is shown in Figure 15. The host
controller asserts CS and sends a 16-bit write pre-
amble to the CS4812. This preamble consists of a
7-bit chip address (must be 0010000) followed by
a one-bit R/W (Read/Write) bit (set to 0 for write)
0
1
2
21 22 23 24
CS
CDOUT
READ
COMMAND
16-BIT
ADDRESS = 0X0000
CDIN
DATA
MSB
7
6
5
4
3
2
1 0
0
0
0
0
0 0 0
0
0
0
0
0
0
1 1
CLK
7
8
9 10 11
3
4
5
6
30 31
25 26 27 28 29
DATA + n
7
6
5
4
3
2
1 0
Figure 14. Control Port Timing, SPI Master Mode AutoBoot
CDOUT
CS
CLK
12 13 14 15
CDIN
CHIP ADDRESS (WRITE)
MAP BYTE
0
0
1
0
0
0
0
0
MSB
DATA
DATA +n
R/W
6
5
4
3
2
1
0
8
9
10 11
4
5
6
7
0
1
2
3
16 17 18 19 20 21 22
INCR
23
(input)
(input)
(input)
(output)
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Figure 15. Control Port Timing, SPI Slave Mode Write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com