поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MSC1202Y2RHHT датащи(PDF) 29 Page - Texas Instruments

Click here to check the latest version.
номер детали MSC1202Y2RHHT
подробное описание детали  Precision Analog-to-Digital Converter and Current-Output Digital-to-Analog Converter
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

MSC1202Y2RHHT датащи(HTML) 29 Page - Texas Instruments

Back Button MSC1202Y2RHHT Datasheet HTML 25Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 26Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 27Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 28Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 29Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 30Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 31Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 32Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 92 page
background image
MSC1200
MSC1201
MSC1202
SBAS317E − APRIL 2004 − REVISED MAY 2006
www.ti.com
29
PLL
In PLL mode (HCR2, CLKSEL = 101 or HCR2,
CLKSEL = 100), the CPU can execute from an external
32.768kHz crystal. This mode enables the use of a PLL
circuit that synthesizes the selected clock frequencies
(PLL LF mode or PLL HF mode). If an external clock is
detected at startup, then the CPU begins execution in PLL
mode after startup. If an external clock is not detected at
startup, then the device reverts to the mode shown in
Table 2. The status of the PLL can be determined by first
writing the PLLLOCK bit (enable) and then reading the
PLLLOCK status bit in the PLLH SFR.
The frequency of the PLL is preloaded with default
trimmed values. However, the PLL frequency can be
fine-tuned by writing to the PLLH and PLLL SFRs. The
equation for the PLL frequency is:
PLL Frequency = ([PLLH:PLLL] + 1)
• fOSC
where fOSC = 32.768kHz.
The default value for PLL LF mode is automatically loaded
into the PLLH and PLLL SFRs.
For different connections to external clocks, see Figure 14,
Figure 15, and Figure 16.
For PLL HF mode, the value of PLL[9:0] is automatically
doubled in hardware; however, since PLL[9:0] is writable,
it can also be modified by writing to the respective SFRs.
XIN
XOUT
C
1
C
2
Refer to the crystal manufacturer’s specification
for C
1 and C2 values.
NOTE:
Figure 14. External Crystal Connection
XIN
External Clock
Figure 15. External Clock Connection
XOUT
XIN
32pF
32pF
32.768kHz
NOTE: Typical configuration is shown.
Figure 16. PLL Connection



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com