PIC10LF322T-EMCSQTP datasheet(36/210 Pages) MICROCHIP

36 / 210 page

PIC10(L)F320/322

DS41585A-page 36

Preliminary

 2011 Microchip Technology Inc.

5.3

Low-Power Brown-out Reset

(LPBOR)

The Low-Power Brown-Out Reset (LPBOR) is an

essential part of the Reset subsystem. Refer to

Figure 5-1 to see how the BOR interacts with other

modules.

The LPBOR is used to monitor the external VDD pin.

When too low of a voltage is detected, the device is

held in Reset. When this occurs, a register bit (BOR) is

changed to indicate that a BOR Reset has occurred.

The same bit is set for both the BOR and the LPBOR.

Refer to Register 5-2.

5.3.1

ENABLING LPBOR

The LPBOR is controlled by the LPBOR bit of

Configuration Word. When the device is erased, the

LPBOR module defaults to disabled.

5.3.1.1

LPBOR Module Output

The output of the LPBOR module is a signal indicating

whether or not a Reset is to be asserted. This signal is

OR’d together with the Reset signal of the BOR mod-

ule to provide the generic BOR signal which goes to

the PCON register and to the power control block.

5.4

MCLR

The MCLR is an optional external input that can reset

the device. The MCLR function is controlled by the

MCLRE and the LVP bit of Configuration Word (Table 5-

2).

5.4.1

MCLR ENABLED

When MCLR is enabled and the pin is held low, the

device is held in Reset. The MCLR pin is connected to

VDD through an internal weak pull-up.

The device has a noise filter in the MCLR Reset path.

The filter will detect and ignore small pulses.

5.4.2

MCLR DISABLED

When MCLR is disabled, the pin functions as a general

purpose input and the internal weak pull-up is under

software control.

5.5

Watchdog Timer (WDT) Reset

The Watchdog Timer generates a Reset if the firmware

does not issue a CLRWDT instruction within the time-out

period. The TO and PD bits in the STATUS register are

changed to indicate the WDT Reset. See Section 8.0

“Watchdog Timer”

for more information.

5.6

Programming Mode ICSP Exit

Upon exit of Programming mode, the device will

behave as if a POR had just occurred.

5.7

Power-Up Timer

The Power-up Timer optionally delays device execution

after a BOR or POR event. This timer is typically used to

allow VDD to stabilize before allowing the device to start

running.

The Power-up Timer is controlled by the PWRTE bit of

Configuration Word.

5.8

Start-up Sequence

Upon the release of a POR or BOR, the following must

occur before the device will begin executing:

Power-up Timer runs to completion (if enabled).

MCLR must be released (if enabled).

The total time-out will vary based on oscillator configu-

ration and Power-up Timer configuration. See

Section 4.0 “Oscillator Module”

for more informa-

tion.

The Power-up Timer runs independently of MCLR

Reset. If MCLR is kept low long enough, the Power-up

Timer will expire. Upon bringing MCLR high, the device

will begin execution immediately (see Figure 5-3). This

is useful for testing purposes or to synchronize more

than one device operating in parallel.

TABLE 5-2:

MCLR CONFIGURATION

MCLRE

LVP

MCLR

Disabled

Enabled

Note:

A Reset does not drive the MCLR pin low.

PIC10LF322T-EMCSQTP датащи(PDF) 36 Page - Microchip Technology

PIC10LF322T-EMCSQTP датащи(HTML) 36 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL