поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

WM8978CGEFL/V датащи(PDF) 75 Page - Wolfson Microelectronics plc

номер детали WM8978CGEFL/V
подробное описание детали  Stereo CODEC with Speaker Driver
PDF  118 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  WOLFSON [Wolfson Microelectronics plc]
домашняя страница  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8978CGEFL/V датащи(HTML) 75 Page - Wolfson Microelectronics plc

Back Button WM8978CGEFL/V Datasheet HTML 71Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 72Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 73Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 74Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 75Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 76Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 77Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 78Page - Wolfson Microelectronics plc WM8978CGEFL/V Datasheet HTML 79Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 75 / 118 page
background image
Production Data
WM8978
w
PD, Rev 4.5, October 2011
75
AUDIO SAMPLE RATES
The WM8978 sample rates for the ADCs and the DACs are set using the SR register bits. The
cutoffs for the digital filters and the ALC attack/decay times stated are determined using these values
and assume a 256fs master clock rate.
If a sample rate that is not explicitly supported by the SR register settings is required then the closest
SR value to that sample rate should be chosen, the filter characteristics and the ALC attack, decay
and hold times will scale appropriately.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R7
Additional
Control
3:1
SR
000
Approximate sample rate (configures the
coefficients for the internal digital filters):
000=48kHz
001=32kHz
010=24kHz
011=16kHz
100=12kHz
101=8kHz
110-111=reserved
Table 55 Sample Rate Control
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)
The WM8978 has an on-chip phase-locked loop (PLL) circuit that can be used to:
Generate master clocks for the WM8978 audio functions from another external clock, e.g. in
telecoms applications.
Generate and output (on pin CSB/GPIO1 and/or GPI04) a clock for another part of the system that is
derived from an existing audio master clock.
Figure 41 shows the PLL and internal clocking arrangement on the WM8978.
The PLL can be enabled or disabled by the PLLEN register bit.
Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are
set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R1
Power
management 1
5
PLLEN
0
PLL enable
0=PLL off
1=PLL on
Table 56 PLLEN Control Bit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com