ST10F276Z5 datasheet(33/239 Pages) STMICROELECTRONICS

33 / 239 page

ST10F276Z5

Internal Flash memory

33/239

4.4.4

Flash control register 1 high

The Flash control register 1 high (FCR1H), together with Flash control register 1 low

(FCR1L), is used to select the sectors to erase, or during any write operation to monitor the

status of each sector and each bank of the module selected by SMOD bit of FCR0H. First

diagram shows FCR1H meaning when SMOD=0; the second one when SMOD=1.

During any erase operation, these bits are automatically set and give the status of the 2

sectors of Bank 1 (B1F1-B1F0). The meaning of B1Fy bit for sector y of bank 1 is given by

the next Table 11. These bits are automatically reset at the end of a erase operation if no

errors are detected.

FCR1H (0x0E 0006) SMOD=0

FCR

Reset value: 0000h

987

65432

reserved

B3S B2S

reserved

B3F1 B3F0

FCR1H (0x0E 0006) SMOD=1

FCR

Reset value: 0000h

987

65432

reserved

B1S B0S

reserved

B1F1 B1F0

RSRS

Table 10.

Flash control register 1 high

Bit

Function

SMOD=0 (XFLASH selected)

B3F(1:0)

Bank 3 XFLASH sector 1:0 status

During any erase operation, these bits are automatically set and give the status of the

2 sectors of bank 3 (B3F1-B3F0). The meaning of B3Fy bit for sector y of bank 1 is

given by the next Table 11. These bits are automatically reset at the end of a erase

operation if no errors are detected.

B(3:2)S

Bank 3-2 status (XFLASH)

During any erase operation, these bits are automatically modified and give the status

of the 2 Banks (B3-B2). The meaning of BxS bit for bank x is given in the next

Table 11. These bits are automatically reset at the end of a erase operation if no errors

are detected.

SMOD=1 (IFLASH selected)

B1F(1:0)

Bank 1 IFLASH sector 1:0 status

During any erase operation, these bits are automatically set and give the status of the

2 sectors of bank 1 (B1F1-B1F0). The meaning of B1Fy bit for sector y of bank 1 is

given by the next Table 11. These bits are automatically reset at the end of a erase

operation if no errors are detected.

B(1:0)S

Bank 1-0 status (IFLASH)

During any erase operation, these bits are automatically modified and give the status

of the 2 banks (B1-B0). The meaning of BxS bit for bank x is given in the next

Table 11. These bits are automatically reset at the end of a erase operation if no errors

are detected.

ST10F276Z5 датащи(PDF) 33 Page - STMicroelectronics

ST10F276Z5 датащи(HTML) 33 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL