поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

ST10F276Z5 датащи(PDF) 52 Page - STMicroelectronics

номер детали ST10F276Z5
подробное описание детали  16-bit MCU with MAC unit, 832 Kbyte Flash memory and 68 Kbyte RAM
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST10F276Z5 датащи(HTML) 52 Page - STMicroelectronics

Back Button ST10F276Z5 Datasheet HTML 48Page - STMicroelectronics ST10F276Z5 Datasheet HTML 49Page - STMicroelectronics ST10F276Z5 Datasheet HTML 50Page - STMicroelectronics ST10F276Z5 Datasheet HTML 51Page - STMicroelectronics ST10F276Z5 Datasheet HTML 52Page - STMicroelectronics ST10F276Z5 Datasheet HTML 53Page - STMicroelectronics ST10F276Z5 Datasheet HTML 54Page - STMicroelectronics ST10F276Z5 Datasheet HTML 55Page - STMicroelectronics ST10F276Z5 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 239 page
background image
Bootstrap loader
ST10F276Z5
52/239
Figure 7.
Hardware provisions to activate the BSL
5.2.5
Memory configuration in bootstrap loader mode
The configuration (that is, the accessibility) of the device memory areas after reset in
Bootstrap Loader mode differs from the standard case. Pin EA is evaluated when BSL mode
is selected to enable or to not enable the external bus:
If EA = 1, the external bus is disabled (BUSACT0 = 0 in BUSCON0 register);
If EA = 0, the external bus is enabled (BUSACT0 = 1 in BUSCON0 register).
Moreover, while in BSL mode, accesses to the internal IFLASH area are partially redirected:
All code accesses are made from the special Test-Flash seen in the range 00’0000h to
00’01FFFh;
User IFLASH is only available for read and write accesses (Test-Flash cannot be read
or written);
Write accesses must be made with addresses starting in segment 1 from 01'0000h,
regardless of the value of ROMS1 bit in SYSCON register;
Read accesses are made in segment 0 or in segment 1 depending on the ROMS1
value;
In BSL mode, by default, ROMS1 = 0, so the first 32 Kbytes of IFlash are mapped in
segment 0.
Example
In default configuration, to program address 0, the user must put the value 01'0000h in the
FARL and FARH registers but to verify the content of the address 0 a read to 00'0000h must
be performed.
RP0L.4
8k
Ω max.
Circuit 1
P0L.4
P0L.4
Normal boot
BSL
External
signal
RP0L.4
8k
Ω max.
Circuit 2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com