| поискавой системы для электроныых деталей |
|
IXP45X датащи(PDF) 126 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
IXP45X датащи(HTML) 126 Page - Intel Corporation |
|
126 / 148 page ![]() Intel® IXP45X and Intel® IXP46X Product Line of Network Processors—Datasheet Intel® IXP45X and Intel® IXP46X Product Line of Network Processors Datasheet August 2006 126 Document Number: 306261-004US 5.6.2.7.2 Expansion Bus Asynchronous Operation Table 65. Expansion Bus Synchronous Operation Timing Values Symbol Parameter Low Drive Med Drive Hi Drive Units Notes Min. Max. Min. Max. Min. Max. T1 Valid rising edge of EX_CLK to valid signal on the output. 10 8.5 6.5 ns 1, 2, 3, 4 T2 Valid signal hold time after the rising edge of EX_CLK 1 1 1 ns 1, 2, 3, 4 T3 Valid data signal on an input prior to the rising edge of EX_CLK 22 2 ns 1, 2, 3, 4 T4 Required hold time of a data input after the rising edge of EX_CLK 0.5 0.5 0.5 ns 1, 2, 3, 4 T5 Valid control/arbiter signal on an input prior to the rising edge of EX_CLK 3.5 3.5 3.5 ns 1, 2, 3, 4 T6 Required hold time of a control/arbiter input after the rising edge of EX_CLK 0.5 0.5 0.5 ns 1, 2, 3, 4 Notes: 1. Timing was designed for a system load between 5pF and 60pF for low drive setting at typically no more than a 33MHz clock 2. Timing was designed for a system load between 5pF and 50pF for medium drive setting at typically no more than a 66MHz clock 3. Timing was designed for a system load between 5pF and 40pF for high drive setting at typically no more than a 80MHz clock 4. Drive settings do not apply to EX_CS_N signals and are expected to be point to point. The timing on this signal was designed for a system load between 5pF and 10pF 5. EX_control_signals output signals consist of EX_ALE, EX_ADDR, EX_CS_N, EX_GNT_REQ_N, EX_GNT_N, EX_RD_N, EX_WR_N, EX_WAIT_N 6. EX_control_signals input signals consist of EX_ADDR, EX_CS_N, EX_SLAVE_CS_N, EX_REQ_GNT_N, EX_REQ_N, EX_BURST, EX_RD_N, EX_WR_N Figure 33. Intel Multiplexed Mode A9585-01 EX_CLK EX_ADDR EX_DATA EX_RD_N EX_DATA EX_ALE EX_WR_N EX_CS_N Valid Address T5 1-16 Cycles T4 1-4 Cycles Trecov Tale2addrhold Trdsetup Trdhold Tdval2valwrt Tdhold2afterwr T3 1-16 Cycles T2 1-4 Cycles T1 2-5 Cycles ALE Extended Talepulse Tale2valcs Twrpulse Address Output Data Address Input Data Multiplexed Address/Data |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |