поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

IXP45X датащи(PDF) 123 Page - Intel Corporation

номер детали IXP45X
подробное описание детали  Product Line of Network Processors
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  INTEL [Intel Corporation]
домашняя страница  http://www.intel.com
Logo INTEL - Intel Corporation

IXP45X датащи(HTML) 123 Page - Intel Corporation

Back Button IXP45X Datasheet HTML 119Page - Intel Corporation IXP45X Datasheet HTML 120Page - Intel Corporation IXP45X Datasheet HTML 121Page - Intel Corporation IXP45X Datasheet HTML 122Page - Intel Corporation IXP45X Datasheet HTML 123Page - Intel Corporation IXP45X Datasheet HTML 124Page - Intel Corporation IXP45X Datasheet HTML 125Page - Intel Corporation IXP45X Datasheet HTML 126Page - Intel Corporation IXP45X Datasheet HTML 127Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 123 / 148 page
background image
Intel® IXP45X and Intel® IXP46X Product Line of Network Processors
August 2006
Datasheet
Document Number: 306261-004US
123
Datasheet—Intel® IXP45X and Intel® IXP46X Product Line of Network Processors
5.6.2.6
DDRI SDRAM Bus
Table 62.
MDIO Timings Values
Symbol
Parameter
Min.
Max.
Units
Notes
T1
ETH_MDIO, clock to output timing with respect to
rising edge of ETH_MDC clock
ETH_MDC/2
+ 15 ns
ns
T2
ETH_MDIO output hold timing after the rising
edge of ETH_MDC clock
10
ns
T3
ETH_MDIO input setup prior to rising edge of
ETH_MDC clock
3
ns
T4
ETH_MDIO hold time after the rising edge of
ETH_MDC clock
1
ns
T5
ETH_MDC clock period
125
500
ns
1
Note:
1.
Timing was designed for a system load between 5pF and 20pF
Figure 29.
DDRI SDRAM Write Timings
Table 63.
DDRI SDRAM Write Timings Values (Sheet 1 of 2)
Symbol
Parameter
Min.
Max.
Units
Notes
T1
Output valid for DDRI_DQS prior to each edge of
DDRI_M_CLK.
1.4
ns
1
T2
DDRI_DQS output hold time after each edge of
the DDRI_M_CLK.
1.0
ns
1
T3
Output valid for ADDR/CTRL prior to the rising
edge of DDRI_M_CLK. Address and control
signals consist of DDRI_RAS_N, DDRI_CAS_N,
DDRI_CS_N, DDRI_WE_N, DDRI_BA, DDRI_MA,
and DDRI_CKE.
2.5
ns
1
Notes:
1.
DDRI_M_CLK is representative of all DDRI_CK and DDRI_CK_N signals. The rising edge of
DDRI_M_CLK represents the crossover point of the respective DDRI_CK and DDRI_CK_N signals.
The skew between the separate DDR clocks have been compensated in the timings which have been
described. The period to period clock jitter on each DDRI_M_CLK pair is spec’ed at +/-100ps.
DDRI_M_CLK
ADDR/CTRL
T
4
DDRI_DQS
DDRI_DQ, _CB, _DM
T
3
T
2
T
1
T
5
T
6
ADDR/CMDVALID
DATAVALID



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com