LPC1102 datasheet(4/38 Pages) NXP

4 / 38 page

LPC1102

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 00 — 23 June 2010

4 of 38

NXP Semiconductors

LPC1102

32-bit ARM Cortex-M0 microcontroller

Pinning information

6.1 Pinning

6.2 Pin description

Fig 2.

Pin configuration WLCSP16 package

ball A1

index area

Table 3.

LPC1102 pin description table

Symbol

Type

Reset

state[1]

Wake-up

function

[2]

Description

RESET/PIO0_0

C1[3]

I; PU

RESET — External reset input: A LOW on this pin resets the

device, causing I/O ports and peripherals to take on their

default states, and processor execution to begin at address 0.

I/O

PIO0_0 — General purpose digital input/output pin.

PIO0_8/MISO/

CT16B0_MAT0

A2[4]

I/O

I; PU

PIO0_8 — General purpose digital input/output pin.

I/O

MISO0 — Master In Slave Out for SPI.

O-

CT16B0_MAT0 — Match output 0 for 16-bit timer 0.

PIO0_9/MOSI/

CT16B0_MAT1

A3[4]

I/O

I; PU

PIO0_9 — General purpose digital input/output pin.

I/O

MOSI0 — Master Out Slave In for SPI.

O-

CT16B0_MAT1 — Match output 1 for 16-bit timer 0.

SWCLK/

PIO0_10/

SCK/CT16B0_MAT2

A4[4]

I; PU

SWCLK — Serial wire clock.

I/O

PIO0_10 — General purpose digital input/output pin.

I/O

SCK — Serial clock for SPI.

O-

CT16B0_MAT2 — Match output 2 for 16-bit timer 0.

R/PIO0_11/

AD0/CT32B0_MAT3

B4[5]

I; PU

R — Reserved.

I/O

PIO0_11 — General purpose digital input/output pin.

I-

AD0 — A/D converter, input 0.

I-

CT32B0_MAT3 — Match output 3 for 32-bit timer 0.

LPC1102 датащи(PDF) 4 Page - NXP Semiconductors

LPC1102 датащи(HTML) 4 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

датащи скачать

ссылки URL