поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

KM416RD8ACD-RK80 датащи(PDF) 53 Page - Samsung semiconductor

номер детали KM416RD8ACD-RK80
подробное описание детали  128/144Mbit RDRAM 256K x 16/18 bit x 2*16 Dependent Banks Direct RDRAMTM
PDF  64 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  SAMSUNG [Samsung semiconductor]
домашняя страница  http://www.samsung.com/Products/Semiconductor
Logo SAMSUNG - Samsung semiconductor

KM416RD8ACD-RK80 датащи(HTML) 53 Page - Samsung semiconductor

Back Button KM416RD8ACD-RK80 Datasheet HTML 49Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 50Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 51Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 52Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 53Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 54Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 55Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 56Page - Samsung semiconductor KM416RD8ACD-RK80 Datasheet HTML 57Page - Samsung semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 64 page
background image
Page 50
KM416RD8AC(D)/KM418RD8AC(D)
Direct RDRAM™
Rev. 1.01 Oct. 1999
CMOS - Receive Timing
Figure 56 is a timing diagram which shows the detailed
requirements for the CMOS input signals.
The CMD and SIO0 signals are inputs which receive infor-
mation transmitted by a controller or by another RDRAM’s
SIO1 output. SCK is the CMOS clock signal driven by the
controller. All signals are high true.
The cycle time, high phase time, and low phase time of the
SCK clock are tCYCLE1, tCH1 and tCL1, all measured at the
50% level. The rise and fall times of SCK, CMD, and SIO0
are tDR1 and tDF1, measured at the 20% and 80% levels.
The CMD signal is sampled twice per tCYCLE1 interval, on
the rising edge (odd data) and the falling edge (even data).
The set/hold window of the sample points is tS1/tH1. The
SCK and CMD timing points are measured at the 50% level.
The SIO0 signal is sampled once per tCYCLE1 interval on the
falling edge. The set/hold window of the sample points is
tS2/tH2. The SCK and SIO0 timing points are measured at the
50% level.
Figure 56: CMOS Timing - Data Signals for Receive
VIH,CMOS
50%
VIL,CMOS
80%
20%
SCK
tS1
CMD
tDR2
tH1
tS1
tH1
even
odd
tDF2
VIH,CMOS
50%
VIL,CMOS
80%
20%
tDR2
tDF2
tCH1
tCL1
tCYCLE1
tS2
SIO0
tDR1
tH2
tDF1
VIH,CMOS
50%
VIL,CMOS
80%
20%



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com