XIO2001 datasheet(73/128 Pages) TI

73 / 128 page

XIO2001

www.ti.com

SCPS212D – MAY 2009 – REVISED JANUARY 2010

Table 4-35. Control and Diagnostic Register 0 Description (continued)

ACCES

BIT

FIELD NAME

DESCRIPTION

ALT_ERROR_REP

Alternate Error Reporting. This bit controls the method that the XIO2001 uses for error

reporting.

0 = Advisory Non-Fatal Error reporting supported (default)

1 = Advisory Non-Fatal Error reporting not supported

17:16

RSVD

Reserved. Returns 00b when read.

15:14(1)

RSVD

Reserved. Bits 15:14 default to 00b. If this register is programmed via EEPROM or another

mechanism, the value written into this field must be 00b.

13:12

RSVD

Reserved. Returns 00b when read.

11:7(1)

RSVD

Reserved. Bits 11:7 default to 00000b. If this register is programmed via EEPROM or

another mechanism, the value written into this field must be 00000b.

6:3

RSVD

Reserved. Returns 0h when read.

2(1)

CFG_ACCESS

Configuration access to memory-mapped registers. When this bit is set, the bridge allows

_MEM_REG

configuration access to memory-mapped configuration registers.

1 (1)

RSVD

Reserved. Bit 1 defaults to 0b. If this register is programmed via EEPROM or another

mechanism, the value written into this field must be 0b.

0(1)

FORCE_CLKREQ

Force CLKREQ. When this bit is set, the bridge will force the CLKREQ output to always be

asserted. The default setting for this bit is 1b.

4.62 Control and Diagnostic Register 1

The contents of this register are used for monitoring status and controlling behavior of the bridge. See

Table 4-36 for a complete description of the register contents. It is recommended that all values within this

interoperability or other problems.

PCI register offset:

C4h

Read/Write

Default value:

0012 0108h

BIT NUMBER

RESET STATE

BIT NUMBER

RESET STATE

Table 4-36. Control and Diagnostic Register 1 Description

BIT

FIELD NAME

ACCESS

DESCRIPTION

32:21

RSVD

Reserved. Returns 000h when read.

20:18(1)

L1_EXIT_LAT_A

L1 exit latency for asynchronous clock. When bit 6 (CCC) of the link control register (offset

SYNC

80h, see Section 4.53) is set, the value in this field is mirrored in bits 17:15 (L1_LATENCY)

field in the link capabilities register (offset 7Ch, see Section 4.52). This field defaults to 100b.

17:15(1)

L1_EXIT_LAT_C

L1 exit latency for common clock. When bit 6 (CCC) of the link control register (offset 80h, see

OMMON

Section 4.53) is clear, the value in this field is mirrored in bits 17:15 (L1_LATENCY) field in the

link capabilities register (offset 7Ch, see Section 4.52). This field defaults to 100b.

14:11(1)

RSVD

Reserved. Bits 14:11 default to 0000b. If this register is programmed via EEPROM or another

mechanism, the value written into this field must be 0000b.

10(1)

SBUS_RESET_M

Secondary bus reset bit mask. When this bit is set, the bridge masks the reset caused by bit 6

ASK

(SRST) of the bridge control register (offset 3Eh, see Section 4.29). This bit defaults to 0b.

9:6(1)

L1ASPM_TIMER

L1ASPM entry timer. This field specifies the value (in 512-ns ticks) of the L1ASPM entry timer.

This field defaults to 0100b.

(1)

These bits are reset by a PCI Express reset (PERST), a GRST, or the internally-generated power-on reset.

Classic PCI Configuration Space

Submit Documentation Feedback

Product Folder Link(s): XIO2001

XIO2001 датащи(PDF) 73 Page - Texas Instruments

XIO2001 датащи(HTML) 73 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL