поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5121E датащи(PDF) 63 Page - Freescale Semiconductor, Inc

номер детали MPC5121E
подробное описание детали  e300 Power Architecture processor core
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5121E датащи(HTML) 63 Page - Freescale Semiconductor, Inc

Back Button MPC5121E Datasheet HTML 59Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 60Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 61Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 62Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 63Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 64Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 65Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 66Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 67Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 86 page
background image
Electrical and Thermal Characteristics
MPC5121E/MPC5123 Data Sheet, Rev. 4
Freescale Semiconductor
63
The DELTA_X and DELTA_Y parameters are programmed via the DISP_SIZE register; The PW_H, BP_H, and FP_H
parameters are programmed via the HSYN_PARA register; And the PW_V, BP_V and FP_V parameters are programmed via
the VSYN_PARA register. See appropriate section in the reference manual for detailed descriptions on these parameters.
Figure 44 shows the synchronous display interface timing for access level, and Table 38 lists the timing parameters.
Figure 44. LCD Interface Timing Diagram – Access Level
tFPH
HSYNC Front Porch Width
FP_H × tPCP
ns
A15.4
tSW
Screen Width
DELTA_X × tPCP
ns
A15.5
tHSP
HSYNC (Line) Period
(PW_H + BP_H + DELTA_X + FP_H) × tPCP
ns
A15.6
tPWV
VSYNC Pulse Width
PW_V × tHSP
ns
A15.7
tBPV
VSYNC Back Porch Width
BP_V × tHSP
ns
A15.8
tFPV
VSYNC Front Porch Width
FP_V × tHSP
ns
A15.9
tSH
Screen Height
DELTA_Y × tHSP
ns
A15.10
tVSP
VSYNC (Frame) Period
(PW_V + BP_V + DELTA_Y + FP_H) × tHSP
ns
A15.11
1
Display interface pixel clock period immediate value (in nanosecond).
Table 38. LCD Interface Timing Parameters – Access Level
Parameter
Description
Min
Typ
Max
Unit
SpecID
tCKH
LCD Interface Pixel Clock High Time
tPCP ×0.4
tPCP ×0.5
tPCP × 0.6
ns
A15.12
tCKL
LCD Interface Pixel Clock Low Time
tPCP ×0.4
tPCP ×0.5
tPCP × 0.6
ns
A15.13
tDSU
LCD Interface Data Setup Time
5.0
ns
A15.14
tDHD
LCD Interface Data Hold Time
6.0
ns
A15.15
tCSU
LCD Interface Control Signal Setup Time
5.0
ns
A15.16
tCHD
LCD Interface Control Signal Hold Time
6.0
ns
A15.17
Table 37. LCD Interface Timing Parameters – Pixel Level (continued)
Name
Description
Value
Unit
SpecID
tCKH
tCKL
tDHD
tDSU
tCSU
DIU_HSYNC
DIU_VSYNC
DIU_DE
DIU_CLK
DIU_LD[23:0]
tCHD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com