поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC5121E датащи(PDF) 33 Page - Freescale Semiconductor, Inc

номер детали MPC5121E
подробное описание детали  e300 Power Architecture processor core
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5121E датащи(HTML) 33 Page - Freescale Semiconductor, Inc

Back Button MPC5121E Datasheet HTML 29Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC5121E Datasheet HTML 37Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 86 page
background image
Electrical and Thermal Characteristics
MPC5121E/MPC5123 Data Sheet, Rev. 4
Freescale Semiconductor
33
3.3.5.1
DDR and DDR2 SDRAM AC Timing Specifications
Notes:
1. Measured with clock pin loaded with differential 100 ohm termination resistor.
2. Measured with all outputs except the clock loaded with 50 ohm termination resistor to VDD_MEM_IO/2.
3. All transitions measured at mid-supply (VDD_MEM_IO/2).
4. In this window, the first rising edge of DQS should occur. From the start of the window to DQS rising edge, DQS should be low.
5. Window position is given for tDQSEN = 2.0 tCK. For other values of tDQSEN, window position is shifted accordingly.
Figure 8 shows the DDR SDRAM write timing.
Figure 8. DDR Write Timing
Table 20. DDR and DDR2 (DDR2-400) SDRAM Timing Specifications
At recommended operating conditions with VDD_MEM_IO of ±5%
Parameter
Symbol
Min
Max
Unit
Notes
SpecID
Clock cycle time, CL=x
tCK
5000
ps
A5.1
MCK AC differential crosspoint
voltage
VIX-AC
VDD_MEM_IO ×0.5
–0.1
VDD_MEM_IO ×0.5
+0.1
V1
A5.2
CK HIGH pulse width
tCH
0.47
0.53
tCK
1,3
A5.3
CK LOW pulse width
tCL
0.47
0.53
tCK
1,3
A5.4
Skew between MCK and DQS
transitions
tDQSS
−0.25
0.25
tCK
2,3
A5.5
Address and control output setup
time relative to MCK rising edge
tOS(base)
(tCK/2 – 750)
ps
2,3
A5.6
Address and control output hold
time relative to MCK rising edge
tOH(base)
(tCK/2 – 750)
ps
2,3
A5.7
DQ and DM output setup time
relative to DQS
tDS1(base)
(tCK/4 – 500)
ps
2,3
A5.8
DQ and DM output hold time relative
to DQS
tDH1(base)
(tCK/4 – 500)
ps
2,3
A5.9
DQS-DQ skew for DQS and
associated DQ inputs
tDQSQ
–(tCK/4–600)
(tCK/4 – 600)
ps
3
A5.10
DQS window start position related to
CAS read command
tDQSEN
TBD
TBD
ps
1,2,3,4,5
A5.11
MCK
tCH
tCL
DQS
tDQSS
DQ, DM(out)
tDS
tDH
tCK



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com