| поискавой системы для электроныых деталей |
|
MPC5121E датащи(PDF) 57 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC5121E датащи(HTML) 57 Page - Freescale Semiconductor, Inc |
|
57 / 86 page ![]() Electrical and Thermal Characteristics MPC5121E/MPC5123 Data Sheet, Rev. 4 Freescale Semiconductor 57 Figure 35. Ethernet Timing Diagram – MII Rx Signal Figure 36. Ethernet Timing Diagram – MII Tx Signal Figure 37. Ethernet Timing Diagram – MII Async Table 32. MII Tx Signal Timing Sym Description Min Max Unit SpecID 5 TX_CLK rising edge to TXD[3:0], TX_EN, TX_ER invalid 3 — ns A11.5 6 TX_CLK rising edge to TXD[3:0], TX_EN, TX_ER valid — 25 ns A11.6 7 TX_CLK pulse width high 35% 65% TX_CLK Period1 1 The TX_CLK frequency shall be 25% of the nominal transmit frequency, e.g., a PHY operating at 100 Mb/s must provide a TX_CLK frequency of 25 MHz and a PHY operating at 10 Mb/s must provide a TX_CLK frequency of 2.5 MHz. See the IEEE 802.3 Specification. A11.7 8 TX_CLK pulse width low 35% 65% TX_CLK Period1 A11.8 Table 33. MII Async Signal Timing Sym Description Min Max Unit SpecID 9 CRS, COL minimum pulse width 1.5 — TX_CLK Period A11.9 RX_CLK (Input) RXD[3:0] (inputs) RX_DV RX_ER 1 2 3 4 TX_CLK (Input) TXD[3:0] (Outputs) TX_EN TX_ER 5 6 7 8 CRS, COL 9 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |