ATmega328P datasheet(215/448 Pages) ATMEL

215 / 448 page

215

8161D–AVR–10/09

ATmega48PA/88PA/168PA/328P

21.2.1

TWI Terminology

The following definitions are frequently encountered in this section.

The PRTWI bit in ”Minimizing Power Consumption” on page 42 must be written to zero to enable

the 2-wire Serial Interface.

21.2.2

Electrical Interconnection

As depicted in Figure 21-1, both bus lines are connected to the positive supply voltage through

pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector.

This implements a wired-AND function which is essential to the operation of the interface. A low

level on a TWI bus line is generated when one or more TWI devices output a zero. A high level

is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line

high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any

bus operation.

The number of devices that can be connected to the bus is only limited by the bus capacitance

limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical char-

acteristics of the TWI is given in ”2-wire Serial Interface Characteristics” on page 321. Two

different sets of specifications are presented there, one relevant for bus speeds below 100 kHz,

and one valid for bus speeds up to 400 kHz.

Table 21-1.

TWI Terminology

Term

Description

Master

The device that initiates and terminates a transmission. The Master also generates the

SCL clock.

Slave

The device addressed by a Master.

Transmitter

The device placing data on the bus.

Receiver

The device reading data from the bus.

ATmega328P датащи(PDF) 215 Page - ATMEL Corporation