поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

OMAP3530-HiRel датащи(PDF) 13 Page - Texas Instruments

номер детали OMAP3530-HiRel
подробное описание детали  OMAP3525-HiRel and OMAP3530-HiRel Applications Processors
PDF  239 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

OMAP3530-HiRel датащи(HTML) 13 Page - Texas Instruments

Back Button OMAP3530-HiRel Datasheet HTML 9Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 10Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 11Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 12Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 13Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 14Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 15Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 16Page - Texas Instruments OMAP3530-HiRel Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 239 page
background image
OMAP3525-HiRel and OMAP3530-HiRel Applications Processors
www.ti.com
SPRS599 – JUNE 2009
Note: The pullup/pulldown drive strength is equal to 100
µA except for CBB balls P27, P26, R27, and
R25, which the pulldown drive strength is equal to 1.8 k
Ω.
13. IO CELL: IO cell information.
Note: Configuring two pins to the same input signal is not supported as it can yield unexpected results.
This can be easily prevented with the proper software configuration.
Table 2-1. Ball Characteristics (CBB Pkg.)(1)
BALL
BALL
PIN
MODE [4]
TYPE [5]
BALL
BALL
RESET
POWER [9]
HYS
BUFFER
PULL
IO
BOTTOM [1]
TOP [2]
NAME [3]
RESET
RESET
REL.
[10]
STRENGTH
U/D
CELL [13]
STATE [6]
REL.
MODE [8]
(mA) [11]
TYPE
STATE [7]
[12]
D6
J2
sdrc_d0
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C6
J1
sdrc_d1
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B6
G2
sdrc_d2
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C8
G1
sdrc_d3
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C9
F2
sdrc_d4
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
A7
F1
sdrc_d5
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B9
D2
sdrc_d6
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
A9
D1
sdrc_d7
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C14
B13
sdrc_d8
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B14
A13
sdrc_d9
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C15
B14
sdrc_d10
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B16
A14
sdrc_d11
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D17
B16
sdrc_d12
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C17
A16
sdrc_d13
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B17
B19
sdrc_d14
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D18
A19
sdrc_d15
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D11
B3
sdrc_d16
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B10
A3
sdrc_d17
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C11
B5
sdrc_d18
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D12
A5
sdrc_d19
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C12
B8
sdrc_d20
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
A11
A8
sdrc_d21
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B13
B9
sdrc_d22
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D14
A9
sdrc_d23
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C18
B21
sdrc_d24
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
A19
A21
sdrc_d25
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B19
D22
sdrc_d26
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B20
D23
sdrc_d27
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
D20
E22
sdrc_d28
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
A21
E23
sdrc_d29
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
B21
G22
sdrc_d30
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
C21
G23
sdrc_d31
0
IO
L
Z
0
VDDS_ MEM
Yes
4
PU/ PD
LVCMOS
H9
AB21
sdrc_ba0
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
H10
AC21
sdrc_ba1
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
A4
N22
sdrc_a0
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
B4
N23
sdrc_a1
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
B3
P22
sdrc_a2
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
C5
P23
sdrc_a3
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
C4
R22
sdrc_a4
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
D5
R23
sdrc_a5
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
C3
T22
sdrc_a6
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
C2
T23
sdrc_a7
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
C1
U22
sdrc_a8
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
D4
U23
sdrc_a9
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
D3
V22
sdrc_a10
0
O
0
0
0
VDDS_ MEM
No
4
NA
LVCMOS
(1)
NA in this table stands for Not Applicable.
Submit Documentation Feedback
TERMINAL DESCRIPTION
13



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com