GC4014 datasheet(28/46 Pages) TI

28 / 46 page

GRAYCHIP, INC.

- 23 -

APRIL 27, 1999

GC4014 QUAD RECEIVER CHIP

DATA SHEET REV 0.6

This document contains information which may be changed at any time without notice

5.13

STATUS CONTROL REGISTER

This register contains miscellaneous control and status information.

ADDRESS 14:

Status Control Register

, suggested default = 0x00

BIT

TYPE

NAME

DESCRIPTION

0 LSB

R/W

READY

The user sets this bit after reading the output registers. The chip

clears this bit when new values have been loaded and it is time

to read them.

R/W

MISSED

The chip sets this bit If the user has not set the READY bit before

the chip loads the output registers. This bit high indicates that an

error has occurred.

R/W

unused

R/W

GAIN_OVERFLOW

Indicates an overflow in the final gain circuit.

R/W

OVERFLOW_A

Indicates overflow in channel A’s coarse gain.

R/W

OVERFLOW_B

Indicates overflow in channel B’s coarse gain.

R/W

OVERFLOW_C

Indicates overflow in channel C’s coarse gain.

7 MSB

R/W

OVERFLOW_D

Indicates overflow in channel D’s coarse gain.

The READY bit is used to tell an external processor when new output samples are ready to be read. If

desired, the RDY pin can be used as an interrupt to the external processor (See Section 5.2) to tell the processor

when to read new samples. The user does not need to set the READY bit if RDY is used. If READY is not set,

however, the MISSED flag will not be valid.

The overflow bits are set when an overflow occurs and stays set until the user clears them. If the

SO_INT_MODE bit in control register 1 is set, then the SO pin will go low if OVERFLOW_A, OVERFLOW_B,

OVERFLOW_C, or OVERFLOW_D go active. GAIN_OVERFLOW will not cause SO to go low.

GAIN_OVERFLOW is set if the final gain circuit detects an overflow in any channel (or sum of channels if

SUM_MODE is active).

5.14

CHECKSUM REGISTER

The checksum register is a read only register which contains the checksum of the output data. The

checksum is stored in the checksum register and then starts over again each time the DIAG_SYNC (See

Section 5.11) occurs. This is a read only register.

ADDRESS 15:

Checksum Register

BIT

TYPE

NAME

DESCRIPTION

0-7

CHECKSUM[0:7]

The checksum.

GC4014 датащи(PDF) 28 Page - Texas Instruments

GC4014 датащи(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

датащи скачать

ссылки URL