поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

GC4014 датащи(PDF) 27 Page - Texas Instruments

номер детали GC4014
подробное описание детали  QUAD RECEIVER CHIP
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

GC4014 датащи(HTML) 27 Page - Texas Instruments

Back Button GC4014 Datasheet HTML 23Page - Texas Instruments GC4014 Datasheet HTML 24Page - Texas Instruments GC4014 Datasheet HTML 25Page - Texas Instruments GC4014 Datasheet HTML 26Page - Texas Instruments GC4014 Datasheet HTML 27Page - Texas Instruments GC4014 Datasheet HTML 28Page - Texas Instruments GC4014 Datasheet HTML 29Page - Texas Instruments GC4014 Datasheet HTML 30Page - Texas Instruments GC4014 Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 46 page
background image
GRAYCHIP, INC.
- 22 -
APRIL 27, 1999
GC4014 QUAD RECEIVER CHIP
DATA SHEET REV 0.6
This document contains information which may be changed at any time without notice
5.11
TEST MODE REGISTER
Register 12 controls the test and diagnostic features of the chip.
ADDRESS 12:
Test Mode Register
, suggested default = 0x08, power up reset to 0.
BIT
TYPE
NAME
DESCRIPTION
0,1 LSB
R/W
DIAG_SOURCE
This two bit field selects the diagnostic input source used when the
DIAG bit in each channel’s control register is set (See Section 5.17).
DIAG_SOURCE = 0 selects the 14 LSB’s of the counter (see Section
5.10) as a diagnostic ramp. DIAG_SOURCE=1 is a zero input,
DIAG_SOURCE=2 is unused, DIAG_SOURCE= 3 gives a 0x4000
constant input.
2,3
R/W
DIAG_SYNC
The Checksum generator is strobed by this sync. See Table 4 for
the possible sync selections.
4
R/W
COUNT_TEST
Used during factory tests. Should be cleared during normal
operation.
5
R/W
PD_CLOCK_OFF
Turns off the clock in the power down mode.
6,7
R/W
POWER_DOWN
This two bit field controls the power down and keep alive circuit as
follows:
POWER_DOWN
MODE
0
Clock loss detect mode
1
Power down mode
2
Disabled
3
Test
The power_down mode defaults to 0 (clock loss detect mode) upon
power up.
5.12
PAGE MAP REGISTER
This register selects which page is been accessed by addresses 16 through 31. This register also contains
several miscellaneous control bits.
ADDRESS 13:
Page Map Register
BIT
TYPE
NAME
DESCRIPTION
0-3 LSBs
R/W
PAGE
The page selection. PAGE=0 selects the channel output data
page, PAGE=1 selects the status page, page=4,5,6 and 7 select
the channel control pages, pages 8,9,10 and 11 select the PFIR
coefficient pages.
4
R/W
NARROW
Selects the narrow mode CFIR coefficients.
5
R/W
DEC_BY_4
Enables the decimate by 4 mode of the PFIR.
6
R/W
16_BIT_INPUT
Enables the 16 bit input mode. DIN[6-13] are unused. DIN[0,1],
DIN[2,3], and DIN[4,5] become two additional LSB’s for AIN,
BIN, and CIN respectively.
7 MSB
R/W
MSB_POL
Invert the input MSB polarity. This will convert an offset binary
formatted input to 2’s complement format.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com