7906 datasheet(33/531 Pages) RENESAS

33 / 531 page

CENTRAL PROCESSING UNIT (CPU)

7906 Group User’s Manual Rev.2.0

2-12

2.2 Bus interface unit (BIU)

2.2.2 Data Transfer (read and write)

When the CPU reads or writes data from or to the internal area, it requests the BIU to read or write data.

The BIU outputs control signals in order to control the internal address and data buses in response to the

request from the CPU. The cycle where the following are performed is referred to “bus cycle”:

• The BIU controls buses.

• Data transfer is performed between the internal area and BIU.

Table 2.2.4 lists the bus cycles at access to the internal area. Figure 2.2.4 shows operating waveform

examples at reading from or writing to the internal area.

(1) Reading data

The CPU informs the BIU’s data address register of the address where the data to be read is stored,

so the CPU requests the data. In this case, the CPU waits until the requested data is ready in the

BIU.

The BIU outputs the address informed by the CPU onto the internal address bus. Then, the CPU

reads the contents of the informed address and takes them into the data buffer. The CPU continues

processing using data in the data buffer.

(2) Writing data

The CPU informs the BIU’s data address register of the address to which the data will be written,

so the CPU writes the data into the data buffer. The BIU outputs the address informed by the CPU

onto the internal address bus. Then, the BIU writes the data in the data buffer into the informed

address.

Table 2.2.4 Bus cycles at access to internal area

Bus cycle = 3

φ (Note)

(Internal ROM bus cycle select bit = 0)

ROM

RAM

SFR

Internal address bus

Internal data bus

φBIU

Address

1 bus cycle = 2

φBIU

Internal address bus

Internal data bus

Address

1 bus cycle = 2

Bus cycle = 2

φ (Note)

(Internal ROM bus cycle select bit = 1)

φBIU

Internal address bus

Internal data bus

Data

Address

1 bus cycle = 3

Data

Internal ROM bus cycle select bit: Bit 7 at address 5F16

Note: We usually recommend to select “bus cycle = 2

φ.” When reprogramming the internal flash memory

in the CPU reprogramming mode, be sure to select bus cycle = 3

φ. (Refer to section “19.2 Flash

memory CPU reprogramming mode.”)

7906 датащи(PDF) 33 Page - Renesas Technology Corp

7906 датащи(HTML) 33 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL