| поискавой системы для электроныых деталей |
|
7733 датащи(PDF) 213 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
7733 датащи(HTML) 213 Page - Renesas Technology Corp |
|
213 / 940 page ![]() SERIAL I/O 7733 Group User’s Manual 8–10 At reset Bit Bit name 5 Framing error flag (Notes 1 and 2) (Valid in the UART mode.) 0 0: No framing error is detected. 1: Framing error is detected. RW Functions b7 b6 b5 b4 b3 b2 b1 b0 UART0 transmit/receive control register 1 (address 35 16) UART1 transmit/receive control register 1 (address 3D 16) UART2 transmit/receive control register 1 (address 69 16) Notes 1: Bits 4 to 7 are cleared to “0” when the serial I/O mode selection bits (bits 2 to 0 at addresses 3016, 3816) are cleared to “0002” or when the receive enable bit is cleared to “0.” (Bit 7 is cleared to “0” when all of bits 4 to 6 are “0.”) Note also that bits 5 and 6 are cleared to “0” when the low-order byte of the UARTi receive buffer register (addresses 36 16, 3E16, 6A16) is read out. 2: Bits 5 to 7 are ignored in the clock synchronous serial I/O mode. 0 Transmit enable bit 0 0: Transmission is disabled. 1: Transmission is enabled. 1 Transmission buffer empty flag 1 0: Data is present in the transmission buffer register. 1: No data is present in the transmission buffer register. 2 Receive enable bit 0 0: Reception is disabled. 1: Reception is enabled. 3 Receive completion flag 0 0: No data is present in the receive buffer register. 1: Data is present in the receive buffer register. 4 Overrun error flag (Note 1) 0 0: No overrun error is detected. 1: Overrun error is detected. 6 Parity error flag (Notes 1 and 2) (Valid in the UART mode.) 0 0: No parity error is detected. 1: Parity error is detected. 7 Error sum flag (Notes 1 and 2) (Valid in the UART mode.) 0 0: No error is detected. 1: Error is detected. RW RO RW RO RO RO RO RO 8.2 Block description 8.2.3 UARTi transmit/receive control register 1 Figure 8.2.6 shows the structure of UARTi transmit/receive control register 1. For bits 7 to 4, refer to the description of each operating mode. Fig. 8.2.6 Structure of UARTi transmit/receive control register 1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |