поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

7733 датащи(PDF) 215 Page - Renesas Technology Corp

номер детали 7733
подробное описание детали  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 датащи(HTML) 215 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 211Page - Renesas Technology Corp 7733 Datasheet HTML 212Page - Renesas Technology Corp 7733 Datasheet HTML 213Page - Renesas Technology Corp 7733 Datasheet HTML 214Page - Renesas Technology Corp 7733 Datasheet HTML 215Page - Renesas Technology Corp 7733 Datasheet HTML 216Page - Renesas Technology Corp 7733 Datasheet HTML 217Page - Renesas Technology Corp 7733 Datasheet HTML 218Page - Renesas Technology Corp 7733 Datasheet HTML 219Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 215 / 940 page
background image
SERIAL I/O
7733 Group User’s Manual
8–12
Bit
Bit name
At reset
RW
Functions
b7
b6
b5
b4
b3
b2
b1
b0
Serial transmit control register (address 6E 16)
g When using multiple transfer clock output pins, satisfy the following conditions:
q Serial I/O mode selection bits (bits 2 to 0 at address 30 16) = “0012”
q Internal/external clock selection bit (bit 3 at address 30 16) = “0”
q CTS/RTS enable bit (bit 4 at address 34 16) = “1”
q Receive enable bit (bit 2 at address 35 16) = “0” (for cases Œ and  in Table 8.3.4)
q Transmission clock output pin selection bits = “01 2”, “102”, or “112” (Refer to Table 8.3.3.)
Note: Bits 4 and 5 are ignored in the UART mode. (They may be “0” or “1.”)
Not implemented.
Un-
defined
4
Transmission clock output pin
selection bits
(Valid only in the clock synchronous
serial I/O mode.) (Note)
0
0 0: One transfer clock output pin
(CLK0)
0 1:
1 0:
1 1:
5
0
0
3 to 0
7, 6
Not implemented.
Value “0” is read out from here.
b5 b4
Multiple transfer clock
output pins
—
RW
RW
—
8.2.4 Serial transmit control register
Figure 8.2.7 shows the structure of the serial transmit control register. The transmission clock output pin
selection bits are valid only for UART0. For these bits, refer to section “8.3.1 Transfer clock.”
8.2 Block description
Fig. 8.2.7 Structure of serial transmit control register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com