поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

7733 датащи(PDF) 214 Page - Renesas Technology Corp

номер детали 7733
подробное описание детали  16-BIT SINGLE-CHIP MICROCOMPUTER
PDF  940 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

7733 датащи(HTML) 214 Page - Renesas Technology Corp

Back Button 7733 Datasheet HTML 210Page - Renesas Technology Corp 7733 Datasheet HTML 211Page - Renesas Technology Corp 7733 Datasheet HTML 212Page - Renesas Technology Corp 7733 Datasheet HTML 213Page - Renesas Technology Corp 7733 Datasheet HTML 214Page - Renesas Technology Corp 7733 Datasheet HTML 215Page - Renesas Technology Corp 7733 Datasheet HTML 216Page - Renesas Technology Corp 7733 Datasheet HTML 217Page - Renesas Technology Corp 7733 Datasheet HTML 218Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 940 page
background image
SERIAL I/O
7733 Group User’s Manual
8–11
(1) Transmit enable bit (bit 0)
When this bit is set to “1,” UARTi enters the transmit enable state.
When this bit is cleared to “0” during transmission, UARTi enters the transmit disable state after the
transmission which is in progress at this clearing is completed.
(2) Transmission buffer empty flag (bit 1)
This flag is set to “1” when data is transferred from the UARTi transmission buffer register to the
UARTi transmission register.
This flag is cleared to “0” when data is set to the UARTi transmission buffer register.
(3) Receive enable bit (bit 2)
When this bit is set to “1,” UARTi enters the receive enable state.
When this bit is cleared to “0” during reception, UARTi quits the reception immediately and enters the
receive disable state.
(4) Receive completion flag (bit 3)
This flag is set to “1” in the following case;
• when data is ready in the UARTi receive register and is transferred to the UARTi receive buffer
register (in other words, when reception is completed).
This flag is cleared to “0” in one of the following cases;
• when the low-order byte of the UARTi receive buffer register is read out,
• when the receive enable bit (bit 2) is cleared to “0,”
• when port P8 is used as a programmable I/O port by clearing the serial I/O mode selection bits (bits
2 to 0 at addresses 3016, 3816 and 6416) to “0002”
8.2 Block description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com