| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 238 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 238 Page - Renesas Technology Corp |
|
238 / 499 page ![]() 14. Serial I/O p u o r G 9 2 / C 6 1 M page 214 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Figure 14.31 Transmit and Receive Timing in SIM Mode D0 D1 D2 D3 D4 D5 D6 D7 ST PD0 D1 D2 D3 D4 D5 D6 D7 ST P SP D0 D1 D2 D3 D4 D5 D6 D7 ST P D0 D1 D2 D3 D4 D5 D6 D7 ST P SP D0 D1 D2 D3 D4 D5 D6 D7 ST P D0 D1 D2 D3 D4 D5 D6 D7 ST P SP SP D0 D1 D2 D3 D4 D5 D6 D7 ST P D0 D1 D2 D3 D4 D5 D6 D7 ST P SP SP Start bit Parity bit 0 1 0 1 0 1 Set to 0 by an interrupt request acknowledgement or by program Tc Transfer Clock Stop bit Data is written to the UART2 register An "L" signal is applied from the SIM card due to a parity error An interrupt routine detects "H" or "L" TxD2 0 1 Transfer Clock Read the U2RB register RxD2 pin Level(2) TxD2 RxD2 pin Level(1) Data is transferred from the U2TB register to the UART2 transmit register RE bit in U2C1 register RI bit in U2C1 register IR bit in S2RIC register TE bit in U2C1 register TI bit in U2C1 register TXEPT bit in U2 C0 register IR bit in S2TIC register Start bit Set to 0 by an interrupt request acknowledgement or by program Stop bit TxD2 outputs "L" due to a parity error Parity bit 0 1 0 0 1 (1) Transmit Timing (2) Receive Timing Parity Error Signal returned from Receiving End Transmit Waveform from the Transmitting End 1 SP An interrupt routine detects "H" or "L" SP TC The above timing diagram applies to the case where data is transferred in the direct format. • U2MR register STPS bit = 0 (1 stop bit) • U2MR register PRY bit = 1 (even) • U2C0 register UFORM bit = 0 (LSB first) • U2C1 register U2LCH bit = 0 (no reverse) • U2C1 register U2IRSCH bit = 1 (transmit is completed) Tc = 16 (n + 1) / fi or 16 (n + 1) / f EXT fi : frequency of U2BRG count source (f 1SIO, f2SIO, f8SIO, f32SIO) fEXT : frequency of U2BRG count source (external clock) n : value set to U2BRG The above timing diagram applies to the case where data is transferred in the direct format. • U2MR register STPS bit = 0 (1 stop bit) • U2MR register PRY bit = 1 (even) • U2C0 register UFORM bit = 0 (LSB first) • U2C1 register U2LCH bit = 0 (no reverse) • U2C1 register U2IRSCH bit = 1 (transmit is completed) Tc = 16 (n + 1) / fi or 16 (n + 1) / f EXT fi : frequency of U2BRG count source (f 1SIO, f2SIO, f8SIO, f32SIO) fEXT : frequency of U2BRG count source (external clock) n : value set to U2BRG NOTES: 1. Because TxD2 and RxD2 are connected, this is composite waveform consisting of the TxD2 output and the parity error signal sent back from receiver. 2. Because TxD2 and RxD2 are connected, this is composite waveform consisting of the transmitter's transmit waveform and the parity error signal received. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |