| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 180 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 180 Page - Renesas Technology Corp |
|
180 / 499 page ![]() 13. Timer S p u o r G 9 2 / C 6 1 M page 156 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R 13.2 Interrupt Operation The IC/OC interrupt contains several request causes. Figure 13.18 shows the IC/OC interrupt block dia- gram and Table 13.4 shows the IC/OC interrupt assignation. When either the base timer reset request or base timer overflow request is generated, the IR bit in the BTIC register corresponding to the IC/OC base timer interrupt is set to 1 (with an interrupt request). Also when an interrupt request in each eight channels (channel i) is generated, the bit i in the G1IR register is set to 1 (with an interrupt request). At this time, if the bit i in the G1IE0 register is 1 (IC/OC interrupt 0 request enabled), the IR bit in the ICOC0IC register corresponding to the IC/OC interrupt 0 is set to 1 (with an interrupt request). And if the bit i in the G1IE1 register is 1 (IC/OC interrupt 1 request enabled), the IR bit in the ICOC1IC register corresponding to the IC/OC interrupt 1 is set to 1(with an interrupt request). Additionally, because each bit in the G1IR register is not automatically set to 0 even if the interrupt is acknowledged, set to 0 by program. If these bits are left as 1, all IC/OC channel interrupt causes, which are generated after setting the IR bit to 1, will be disabled. Figure 13.18 IC/OC Interrupt and DMA request generation Table 13.4 Interrupt Assignment Interrupt Interrupt control register IC/OC base timer interrupt BTIC(004716) IC/OC interrupt 0 ICOC0IC(004516) IC/OC interrupt 1 ICOC0IC(004616) 13.3 DMA Support Each of the interrupt sources - the eight IC/OC channel interrupts and the one Base Timer interrupt - are capable of generating a DMA request. Interrupt Select Logic Channel 0 to 7 Interrupt requests DMA Requests (channel 0 to 7) All register are read / write G1IE0 G1IR G1IE1 IC/OC interrupt 1 request IC/OC interrupt 0 request IC/OC base timer interrupt request Base timer reset request Base timer overflow request Base Timer Interrupt / DMA Request ENABLE REQUEST ENABLE |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |