поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M16C/29 датащи(PDF) 167 Page - Renesas Technology Corp

номер детали M16C/29
подробное описание детали  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/29 датащи(HTML) 167 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 163Page - Renesas Technology Corp M16C/29 Datasheet HTML 164Page - Renesas Technology Corp M16C/29 Datasheet HTML 165Page - Renesas Technology Corp M16C/29 Datasheet HTML 166Page - Renesas Technology Corp M16C/29 Datasheet HTML 167Page - Renesas Technology Corp M16C/29 Datasheet HTML 168Page - Renesas Technology Corp M16C/29 Datasheet HTML 169Page - Renesas Technology Corp M16C/29 Datasheet HTML 170Page - Renesas Technology Corp M16C/29 Datasheet HTML 171Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 499 page
background image
13. Timer S
p
u
o
r
G
9
2
/
C
6
1
M
page 143
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
Figure 13.3 G1DV Register and G1BCR1 Register
Divider Register
Symbol
Address
After Reset
G1DV
032A16
0016
b7 b6 b5 b4 b3 b2 b1 b0
RW
RW
Function
Setting range
Divide f1, f2 or two-phase pulse input by (n+1)
for fBT1 clock cycles generation.
n: the setting value of the G1DV register
0016 to FF16
RST1
0: The base timer is not reset by
applying "L" to the INT1 pin
1: The base timer is reset by applying "L"
to the INT1 pin
Base Timer Control Register 1
Symbol
Address
After Reset
G1BCR1
032316
0016
RW
RW
RW
RW
RW
RW
RW
RW
Bit Name
Function
Bit
Symbol
b6
0
0
1
1
b5
0
1
0
1
(b0)
RST2
BTS
UD0
UD1
Base timer reset
cause select bit 1
Base timer reset
cause select bit 2
Counter increment/
decrement control bit
0: Base timer is reset
1: Base timer starts counting
: Counter increment mode
: Counter increment/decrement mode
: Two-phase pulse signal processing
mode
: Do not set to this value
NOTS:
1. The base timer is reset two fBT1 clock cycles after the base timer matches the value set in the
G1PO0 register. (See Figure 13.7 for details on the G1PO0 register) When the RST1 bit is set to 1,
the value of the G1POj register (j=1 to 7) for the waveform generating function must be set to a
value smaller than that of the G1PO0 register.
When the RST1 bit is set to 1, set the RST4 bit in the G1BCR0 register to 0.
Reserved bit
Set to 0
0: The base timer is not reset by
matching the G1PO0 register
1: The base timer is reset by matching
with the G1PO0 register (1)
Reserved bit
Set to 0
Reserved bit
Set to 0
RW
(b3)
(b7)
Base timer start bit
0
0
0
b7 b6 b5 b4 b3 b2 b1 b0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com