| поискавой системы для электроныых деталей |
|
M16C/29 датащи(PDF) 165 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M16C/29 датащи(HTML) 165 Page - Renesas Technology Corp |
|
165 / 499 page ![]() 13. Timer S p u o r G 9 2 / C 6 1 M page 141 8 5 4 f o 7 0 0 2 , 0 3 .r a M 2 1 . 1 . v e R 2 1 1 0 - 1 0 1 0 B 9 0 J E R Figure 13.1 IC/OC Block Diagram BTS: Bits in the G1BCR1 register CTS1 to CTS0, DF1 to DF0, GT, PR : Bits in the G1TMCRj register (j= 0 to 7) PCLK0 : Bits in the PCLKR register G1TM0, G1PO0 register G1TM1, G1PO1 register G1TM2, G1PO2 register G1TM3, G1PO3 register G1TM4, G1PO4 register G1TM5, G1PO5 register G1TM6, G1PO6 register G1TM7, G1PO7 register PWM output PWM output PWM output PWM output Base timer reset (n+1) Divider register Edge select Digital filter Gate function Edge select Digital filter Gate function Edge select Digital filter Edge select Digital filter INPC10 INPC11 INPC16 (G1DV) GT GT PR PR Ch0 to ch7 interrupt request signal OUTC10 OUTC11 OUTC14 OUTC15 Prescaler function Prescaler function OUTC16 OUTC17 OUTC12 OUTC13 (Note 1) Base timer fBT1 Edge select Digital filter INPC12 Two-phase pulse input BCK1 to BCK0 : Bits in the G1BCR0 register Request from INT1 pin BTS Request by matching G1PO0 register and base timer Base timer over flow request BCK1 to BCK0 11 10 00 10:fBT1 11: f1 or f2 DF1 to DF0 CTS1 to CTS0 CTS1 to CTS0 CTS1 to CTS0 00 DF1 to DF0 00 DF1 to DF0 00 DF1 to DF0 00 0 0 1 0 1 0 1 1 DF1 to DF0 Base timer reset register (G1BTRR) Request by matching G1BTRR and base timer 00 CTS1 to CTS0 DF1 to DF0 Edge select Digital filter INPC13 DF1 to DF0 Edge select Digital filter INPC14 CTS1 to CTS0 DF1 to DF0 Edge select Digital filter INPC15 CTS1 to CTS0 INPC17 Digital debounce Base timer reset request Base timer interrupt request 00 00 CTS1 to CTS0 CTS1 to CTS0 1/2 PCLK0=0 PCLK0=1 f1 or f2 f1 or f2 Main clock, PLL clock, On-chip oscillator clock 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 10:fBT1 11: f1 or f2 Figure 13.1 shows the block diagram of the IC/OC. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |