4513 datasheet(56/97 Pages) RENESAS

56 / 97 page

4513/4514 Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

MITSUBISHI MICROCOMPUTERS

CLOCK CONTROL

The clock control circuit consists of the following circuits.

• System clock generating circuit

• Control circuit to stop the clock oscillation

Fig. 41 Clock control circuit structure

Table

23 Clock control register MR

Note : “R” represents read enabled, and “W” represents write enabled.

• Control circuit to switch the middle-speed mode and high-speed

mode

• Control circuit to return from the RAM back-up state

MR3

MR2

MR1

MR0

Clock control register MR

f(XIN) (high-speed mode)

f(XIN)/2 (middle-speed mode)

This bit has no function, but read/write is enabled.

System clock selection bit

Not used

at reset : 10002

at RAM back-up : 10002

R/W

Instruction clock

MR3

RESET

Falling detected

Ports P00, P01

Ports P02, P03

Ports P10, P11

Ports P12, P13

Multi-

plexer

K00,K01,K02,K03

Counter

Wait time (Note)

control circuit

Software

start signal

POF instruction

XIN

XOUT

I12

“L” level

P30/INT0

Key-on wake up control register

I22

P31/INT1

Oscillation

circuit

Division circuit

(divided by 2)

Internal clock

generation circuit

(divided by 3)

“H” level

“L” level

“H” level

Note: The wait time control circuit is used to generate the time required to stabilize the f(XIN) oscillation.

System clock

4513 датащи(PDF) 56 Page - Renesas Technology Corp

4513 датащи(HTML) 56 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97

датащи скачать

ссылки URL